IEEE 802.3ba 40Gb/s and 100Gb/s Ethernet Task Force 22th Sep 2009

Similar documents
Why new method? (stressed eye calibration)

TDEC for PAM4 ('TDECQ') Changes to clause 123, to replace TDP with TDECQ Draft 1a. May 3 rd 2016 Jonathan King Finisar

TDEC for PAM4 ('TDECQ') Changes to clause 123, to replace TDP with TDECQ Draft 1. May 3rd 2016 Jonathan King

Comment Supporting materials: The Reuse of 10GbE SRS Test for SR4/10, 40G-LR4. Frank Chang Vitesse

SHF Communication Technologies AG. Wilhelm-von-Siemens-Str. 23D Berlin Germany. Phone Fax

400G CWDM8 10 km Optical Interface Technical Specifications Revision 1.0

100G CWDM4 MSA Technical Specifications 2km Optical Specifications

SRS test source calibration: measurement bandwidth (comment r03-9) P802.3cd ad hoc, 27 th June 2018 Jonathan King, Finisar

BERT bathtub, TDP and stressed eye generator

400G-FR4 Technical Specification

Improved 100GBASE-SR4 transmitter testing

40 AND 100 GIGABIT ETHERNET CONSORTIUM

10 GIGABIT ETHERNET CONSORTIUM

QSFP SFP-QSFP-40G-LR4

Low frequency jitter tolerance Comments 109, 133, 140. Piers Dawe IPtronics. Charles Moore Avago Technologies

Additional PAM4 transmitter constraints (comments 52, 54, 57, 59, 27) 802.3cd interim, Pittsburgh, May 2018 Jonathan King, Chris Cole, Finisar

University of New Hampshire InterOperability Laboratory Fast Ethernet Consortium

100G SR4 TxVEC Update. John Petrilla: Avago Technologies May 15, 2014

10GBASE-S Technical Feasibility

Clause 71 10GBASE-KX4 PMD Test Suite Version 0.2. Technical Document. Last Updated: April 29, :07 PM

SECQ and its sensitivity to measurement bandwidth

QSFP-40G-LR4-S-LEG. 40Gbase QSFP+ Transceiver

QSFP SV-QSFP-40G-PLR4L

IEEE Std 802.3ap (Amendment to IEEE Std )

TDECQ changes and consequent spec limits

40G-QSFP-ER4-LEG. 40Gbase QSFP+ Transceiver

DATA SHEET: Transceivers

AUTOMOTIVE ETHERNET CONSORTIUM

400G-BD4.2 Multimode Fiber 8x50Gbps Technical Specifications

GIGABIT ETHERNET CONSORTIUM

Product Specification 100GBASE-SR10 100m CXP Optical Transceiver Module FTLD10CE1C APPLICATIONS

QSFP SV-QSFP-40G-LR4L

2.5G/5G/10G ETHERNET Testing Service

Characterization and Compliance Testing for 400G/PAM4 Designs. Project Manager / Keysight Technologies

University of New Hampshire InterOperability Laboratory Gigabit Ethernet Consortium

Jitter Fundamentals: Jitter Tolerance Testing with Agilent ParBERT. Application Note. Introduction

SHF Communication Technologies AG

New Features of IEEE Std Digitizing Waveform Recorders

BACKPLANE ETHERNET CONSORTIUM

100G 4WDM-10 MSA Technical Specifications 10km Optical Specifications Release 1.0

ETHERNET TESTING SERVICES

DATASHEET 4.1. QSFP, 40GBase-LR, CWDM nm, SM, DDM, 6.0dB, 10km, LC

Parameter Symbol Condition Min Typ Max Unit. Data Input Specifications. SI Input Specifications. Parameter Symbol Condition Min Typ Max Unit

Proposal for 400GE Optical PMDs for SMF Objectives based on 4 x 100G DMT David Lewis, Sacha Corbeil, Beck Mason

PHY PMA electrical specs baseline proposal for 803.an

ETHERNET TESTING SERVICES

DesignCon Analysis of Crosstalk Effects on Jitter in Transceivers. Daniel Chow, Altera Corporation

Product Specification 10km Multirate QSFP+ Optical Transceiver Module FTL4C1QM1C

Keysight N4917B Optical Receiver Stress Test. User Guide

10GBASE-S Technical Feasibility RECAP

Generating Jitter for Fibre Channel Compliance Testing

10GECTHE 10 GIGABIT ETHERNET CONSORTIUM

IEEE 100BASE-T1 Physical Media Attachment Test Suite

Keysight Technologies Greg LeCheminant / Robert Sleigh

NRZ CHIP-CHIP. CDAUI-8 Chip-Chip. Tom Palkert. MoSys 12/16/2014

T A S A 1 E B 1 F A Q

PCI Express Receiver Design Validation Test with the Agilent 81134A Pulse Pattern Generator/ 81250A ParBERT. Product Note

Product Specification 40GBASE-LR4 QSFP+ Optical Transceiver Module FTL4C1QE1C

MAKING TRANSIENT ANTENNA MEASUREMENTS

Product Specification 40GBASE-LR4 Lite QSFP+ Optical Transceiver Module FTL4C1QL2C

QSFP. Parameter Symbol Min Max Unit Notes. Relative Humidity (non-condensation) RH 0 85 %

UNH IOL 10 GIGABIT ETHERNET CONSORTIUM

SHF Communication Technologies AG

IEEE P802.3bm D Gb/s & 100 Gb/s Fiber Optic TF 1st Sponsor recirculation ballot comments

IEEE P802.3bs D Gb/s & 400 Gb/s Ethernet 3rd Sponsor recirculation ballot comments

Arista 40GBASE-XSR4-AR. Part Number: 40GBASE-XSR4-AR 40GBASE-XSR4-AR OVERVIEW APPLICATIONS PRODUCT FEATURES. FluxLight, Inc

Data Communication. Chapter 3 Data Transmission

Optical Measurements in 100 and 400 Gb/s Networks: Will Coherent Receivers Take Over? Fred Heismann

This 1310 nm DFB 10Gigabit SFP+ transceiver is designed to transmit and receive optical data over single mode optical fiber for link length 10km.

yellow highlighted text indicates refinement is needed turquoise highlighted text indicates where the text was original pulled from

Keysight Technologies Lightwave Catalog

Channel operating margin for PAM4 CDAUI-8 chip-to-chip interfaces

54. Physical Medium Dependent (PMD) sublayer and baseband medium, type 10GBASE-CX4

Datasheet SHF D Synthesized Clock Generator

Keysight Technologies Lightwave Catalog

Signal metrics for 10GBASE-LRM. Piers Dawe Agilent. John Ewen JDSU. Abhijit Shanbhag Scintera

Agilent 83430A Lightwave Digital Source Product Overview

10Gb/s CWDM SFP+ Optical Transceiver TR-LXxxL-N00

CFP2. Parameter Symbol Min Max Units Notes. Storage Temperature Ts degc. Relative Humidity (non-condensation) RH 85 %

Photline ModBox. ModBox 850nm 28Gb/s Stress Eye 850 nm 28 Gb/s NRZ Stress Eye Modulation Unit. light.augmented. Performance Highlights FEATURES

SAS-2 6Gbps PHY Specification

IEEE P802.3bs D Gb/s & 400 Gb/s Ethernet 4th Sponsor recirculation ballot comments

Jitter in Digital Communication Systems, Part 1

Physical Layer Tests of 100 Gb/s Communications Systems. Application Note

Update to Alternative Specification to OCL Inductance to Control 100BASE-TX Baseline Wander

40Gb/s QSFP+ esr4 Optical Transceiver Module QSFP-4000-ESR4. Product Specification

Arista QSFP-40G-PLR4. Part Number: QSFP-40G-PLR4 QSFP-40G-PLR4 OVERVIEW PRODUCT FEATURES APPLICATIONS FUNCTIONAL DIAGRAM.

06-011r0 Towards a SAS-2 Physical Layer Specification. Kevin Witt 11/30/2005

100Gbs QSFP28 LR4 Optical Transceiver Module WT-QSFP28-LR4

Technical Reference. DPOJET Option SAS3 SAS3 Measurements and Setup Library Method of Implementation(MOI) for Verification, Debug and Characterization

PROLABS XENPAK-10GB-SR-C

40GBASE-ER4 Ethernet Industrial: -40 C to 85 C. Infiniband QDR and DDR Four 10G DFB base CWDM channels on. Distance * (note2) Interface Temp.

Integrated TOSA with High-Speed EML Chips for up to 400 Gbit/s Communication

M.2 SSIC SM Electrical Test Specification Version 1.0, Revision 0.5. August 27, 2013

Product Specification 100GBASE-SR10 100m CXP Optical Transceiver Module FTLD10CE3C

10Gb/s SFP+ BX LC DDMI Optical module Tx:1330nm/Rx:1270nm 10km transmission distance

QSFP28. Parameter Symbol Min Max Units Notes Storage Temperature TS degc

IEEE 802.3aq Task Force Dynamic Channel Model Ad Hoc Task 2 - Time variation & modal noise 10/13/2004 con-call

QSFP-40GBase-eSR4 MPO, 850nm, MMF, 300m. QSFP-40GBase-eSR4-IND. Quick Spec:

08-027r2 Toward SSC Modulation Specs and Link Budget

Transcription:

Draft Amendment to IEEE Std 0.-0 IEEE Draft P0.ba/D. IEEE 0.ba 0Gb/s and 00Gb/s Ethernet Task Force th Sep 0.. Stressed receiver sensitivity Stressed receiver sensitivity shall be within the limits given in Table for 0GBASE LR if measured using the method described in... and with the conformance test signal at TP as described in... For each lane, the stressed receiver sensitivity is defined with the transmit section in operation on all four lanes and with the receive lanes not under test also in operation. Pattern or Pattern, or a valid 0GBASE R signal is sent from the transmit section of the PMD under test. The signal being transmitted is asynchronous to the received signal.... Stressed receiver conformance test block diagram A block diagram for the receiver conformance test is shown in Figure. The patterns used for testing the receiver are specified in Table. The optical test signal is conditioned (stressed) using the stressed receiver methodology defined in..., and has sinusoidal jitter applied as specified in... A suitable test set is needed to characterize and verify that the signal used to test the receiver has the appropriate characteristics. The fourth-order Bessel-Thomson low pass filter is used to create ISI-induced vertical eye closure penalty (VECP). The Bessel-Thomson low pass filter, when combined with the E/O converter, should have a frequency response which results in the appropriate level of initial vertical eye closure before the sinusoidal terms are added. The sinusoidal amplitude interferer causes additional eye closurejitter, but in conjunction with the slowed edge rates from the filter, also causes jitter. The nature of the jitter which is intended to emulate instantaneous bit shrinkage that can occur with DDJ. This type of jitter cannot be created by simple phase modulation. The sinusoidal amplitude interferer causes additional eye closure, but in conjunction with the finite edge rates from the limiter, also causes some jitter. The sinusoidally jittered clock represents other forms of jitter and also verifies that the receiver under test can track low-frequency jitter. The sinusoidal amplitude interferer interferers may be set at any frequency between 00 MHz and GHz, although care should be taken to avoid harmonic relationships between the sinusoidal interferenceinterferers, the sinusoidal jitter, the data rate and the pattern repetition rate. For improved visibility for calibration, the Bessel-Thomson filter and all other elements in the signal path (cables, DC blocks, E/O converter, etc.) should have wide and smooth frequency response, and linear phase response, throughout the spectrum of interest. Baseline wander and overshoot and undershoot should be minimized. Random noise effects, such as RIN and random clock jitter, should also be minimized. Some residual noise and jitter from all sources is unavoidable, but should be less than 0. UI peak-to-peak jitter at the 0 points. If this is achieved, then data dependent effects should be minimal, and short data patterns can be used for calibration with the benefit of providing better trace visibility on sampling oscilloscopes. The stressed receiver conformance signal verification is described in...... Stressed receiver conformance test signal characteristics and calibration The conformance test signal is used to validate that the PMD receiver of the lane under test meets BER requirements with near worst case waveforms at TP. The primary parameters of the conformance test signal are vertical eye closure penalty (VECP) and stressed eye jitter (SEJ). VECP is measured at the time center of the eye (halfway between 0 and on the unit interval scale as defined in..). The SEJ is defined from the 0.th to the.th percentile of the jitter histogram and is measured at the average optical power, which can be obtained with AC coupling. The values of these components are defined by their histogram results. 0 0 0 Copyright 0 IEEE. All rights reserved.

Draft Amendment to IEEE Std 0.-0 IEEE Draft P0.ba/D. IEEE 0.ba 0Gb/s and 00Gb/s Ethernet Task Force th Sep 0 The vertical eye closure penalty is given by Equation ( ). where: Frequency synthesizer FM input Clock source Sinusoidally jittered clock Test-pattern generator Test pattern + Tunable E/O converter for lane under test Stress conditioning Fourth-order Bessel-Thomson filter Sinusoidal amplitude interferer TP<0:> Data in Clock in Figure Stressed receiver conformance test block diagram Vertical eye closure penalty = OMA 0log 0 ------------ (db) A O Reference receiver Clean clock Receiver under test TP attenuator multiplexer Modulated test sources for other lanes Signal characterization measurement Oscilloscope BERT ( ) 0 0 0 Copyright 0 IEEE. All rights reserved.

Draft Amendment to IEEE Std 0.-0 IEEE Draft P0.ba/D. IEEE 0.ba 0Gb/s and 00Gb/s Ethernet Task Force th Sep 0 Frequency synthesizer FM input Clock source Sinusoidally jittered clock Test-pattern generator Test pattern + + Tunable E/O converter for lane under test Stress conditioning Fourth-order Bessel-Thomson filter Sinusoidal amplitude interferer Limiter Low pass filter Sinusoidal amplitude interferer Reference receiver Clean clock TP<0:> Receiver under test attenuator multiplexer Modulated test sources for other lanes Signal characterization measurement Data in Clock in Figure Stressed receiver conformance test block diagram Oscilloscope BERT A O is the amplitude of the eye opening from the.th percentile of the lower histogram to the 0.0th percentile of the upper histogram, and OMA is the optical modulation amplitude as defined in... Residual low-probability noise and jitter should be minimized so that the outer slopes of the final histograms are as steep as possible. TP 0 0 0 Copyright 0 IEEE. All rights reserved.

Draft Amendment to IEEE Std 0.-0 IEEE Draft P0.ba/D. IEEE 0.ba 0Gb/s and 00Gb/s Ethernet Task Force th Sep 0 Jitter histogram (at waveform average, may not be at waist) Stressed eye jitter Vertical eye closure histograms (at time-center of eye) Figure Required characteristics of the conformance test signal at TP An example stressed receiver conformance test set up is shown in Figure, however, any approach that modulates or creates the appropriate levels and frequencies of the jitter components is acceptable. The following steps describe a possible method for setting up and calibrating a stressed eye conformance signal when using a stressed receiver conformance test set up as shown in Figure : ) Set the signaling rate of the test pattern generator to meet the requirements in Table. ) With sinusoidal interferer interferers and sinusoidal jitter turned off, set the extinction ratio of the E-O to approximately the minimum specified in Table. ) The required values of vertical eye closure penalty and stressed eye jitter of the stressed receiver conformance signal are given in Table. With the sinusoidal interference interferers and sinusoidal jitter turned off, greater than two thirds of the db value of the VECP should be created by the selection of the appropriate bandwidth for the fourth-order Bessel-Thomson low pass filter. Any remaining VECP must be created with sinusoidal interference interferer or sinusoidal jitter. The sinusoidal amplitude interferer interferers may be set at any frequency between 00 MHz and GHz, although care should be taken to avoid harmonic relationships between the sinusoidal interferenceinterferers, the sinusoidal jitter, the data rate and the pattern repetition rate. Sinusoidal jitter is added as specified in Table. When calibrating the conformance signal, the sinusoidal jitter frequency should be well within the MHz to 0 times LB as defined in Table and illustrated in Figure. Iterate the adjustments of sinusoidal interference interferers and sinusoidal jitter until the values of VECP and SEJ meet the requirements in Table, and sinusoidal jitter above MHz A O 0 0 0 Copyright 0 IEEE. All rights reserved.

Draft Amendment to IEEE Std 0.-0 IEEE Draft P0.ba/D. IEEE 0.ba 0Gb/s and 00Gb/s Ethernet Task Force th Sep 0 is as specified in Table. The sinusoidal jitter added resulting stressed eye conformance signal should result in have at least 0.0 UI of pulse width shrinkage. Figure shows the stress conditioned signal being applied to a tunable E-O convertor. However, any optical source may be used which can meet the OMA and wavelength requirements for the lane under test as described in. Similarly, the other test sources which supply modulated signals to the other lanes may use any tunable or fixed sources which meet the OMA and wavelength requirements described in. Each receiver lane is conformance tested in turn. The source for the lane under test is adjusted to supply a signal at the input to the receiver under test at the stressed receiver sensitivity OMA specified in Table, and the test sources for the other lanes are set to the required OMA as described in.... Stressed receiver conformance test signal verification The stressed receiver conformance test signal can be verified using an optical reference receiver with an ideal fourth-order Bessel-Thomson response with a reference frequency f r of. GHz. Use of G. tolerance filters may significantly degrade this calibration. The clock output from the clock source in Figure will be modulated with the sinusoidal jitter. To use an oscilloscope to calibrate the final stressed eye jitter that includes the sinusoidal jitter component, a separate clock source (Clean clock of Figure ) is required that is synchronized to the source clock, but not modulated with the jitter source. Care should be taken when characterizing the test signal because excessive noise/jitter in the measurement system will result in an input signal that does not fully stress the receiver under test. Running the receiver tolerance test with a signal that is under-stressed may result in the deployment of non-compliant receivers. Care should be taken to minimize the noise/jitter introduced by the reference O-E, filters and BERT and/or to correct for this noise. While the details of a BER scan measurement and test equipment are beyond the scope of this document, it is recommended that the implementer fully characterize the test equipment and apply appropriate guard bands to ensure that the stressed receiver conformance input signal meets the stress and sinusoidal jitter specified in... and...... Sinusoidal jitter for receiver conformance test The sinusoidal jitter is used to test receiver jitter tolerance. The amplitude of the applied sinusoidal jitter is dependent on frequency as specified in Table and is illustrated in Figure. Frequency range f < 0 khz Table Applied sinusoidal jitter Sinusoidal jitter, peak to peak (UI) Not specified 0 khz < f MHz 0 / f + S 0.0 a MHz < f < 0 LB b 0.0 S 0. a 0 a S is the magnitude of sine jitter actually used in the calibration of the stressed eye per the methods of... b LB = loop bandwidth; upper frequency bound for added sine jitter should be at least 0 times the loop bandwidth of the receiver being tested. 0 0 0 Copyright 0 IEEE. All rights reserved.

Draft Amendment to IEEE Std 0.-0 IEEE Draft P0.ba/D. IEEE 0.ba 0Gb/s and 00Gb/s Ethernet Task Force th Sep 0 Applied sinusoidal jitter peak-to-peak amplitude (UI) (log scale) Figure Illustration of the mask of the sinusoidal component of jitter tolerance Applied sinusoidal jitter peak-to-peak amplitude (UI) (log scale) UI 0. UI 0.0 UI UI 0.0UI 0 khz 0kHz MHz MHz x range 0 LB 0 LB Figure Illustration of the mask of the sinusoidal component of jitter tolerance 0 0 0 Copyright 0 IEEE. All rights reserved.