Studies on FIR Filter Pre-Emphasis for High-Speed Backplane Data Transmission

Similar documents
A 10Gbps Analog Adaptive Equalizer and Pulse Shaping Circuit for Backplane Interface

56+ Gb/s Serial Transmission using Duobinary Signaling

To learn fundamentals of high speed I/O link equalization techniques.

To learn S-parameters, eye diagram, ISI, modulation techniques and their simulations in MATLAB and Cadence.

A Two-Tone Test Method for Continuous-Time Adaptive Equalizers

A PROGRAMMABLE PRE-CURSOR ISI EQUALIZATION CIRCUIT FOR HIGH-SPEED SERIAL LINK OVER HIGHLY LOSSY BACKPLANE CHANNEL

A 5-Gb/s 156-mW Transceiver with FFE/Analog Equalizer in 90-nm CMOS Technology Wang Xinghua a, Wang Zhengchen b, Gui Xiaoyan c,

06-011r0 Towards a SAS-2 Physical Layer Specification. Kevin Witt 11/30/2005

To learn S-parameter, eye diagram, ISI, modulation techniques and to simulate in Matlab and Cadence.

High-Speed Circuits and Systems Laboratory B.M.Yu. High-Speed Circuits and Systems Lab.

H19- Reliable Serial Backplane Data Transmission at 10 Gb/s. January 30, 2002 Slide 1 of 24

SHF Communication Technologies AG. Wilhelm-von-Siemens-Str. 23D Berlin Germany. Phone Fax

PWM pre-emphasis. Chapter Introduction

ECEN720: High-Speed Links Circuits and Systems Spring 2017

100 Gb/s: The High Speed Connectivity Race is On

5Gbps Serial Link Transmitter with Pre-emphasis

ECEN720: High-Speed Links Circuits and Systems Spring 2017

DesignCon IBIS-AMI Modeling and Simulation of 56G PAM4 Link Systems. Hongtao Zhang, Xilinx Inc.

Statistical Link Modeling

Serial Data Transmission

High-Speed Link Tuning Using Signal Conditioning Circuitry in Stratix V Transceivers

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012

Equalize 10Gbase-CX4 and Copper InfiniBand Links with the MAX3983

ADAPTIVE DECISION FEEDBACK EQUALIZATION FOR MULTI-Gbps DATA LINKS

Backplane Applications with 28 nm FPGAs

Blind Adaptation of a Decision Feedback Equalizer for use in a logbps Serial Link

ISSCC 2003 / SESSION 4 / CLOCK RECOVERY AND BACKPLANE TRANSCEIVERS / PAPER 4.3

A 0.18µm CMOS Gb/s Digitally Controlled Adaptive Line Equalizer with Feed-Forward Swing Control for Backplane Serial Link

COMPARISON OF CHANNEL ESTIMATION AND EQUALIZATION TECHNIQUES FOR OFDM SYSTEMS

VLSI Broadband Communication Circuits

ECE 546 Introduction

Specifying a Channel Through Impulse Response. Charles Moore July 9, 2004

As presented at Euro DesignCon 2004 Channel Compliance Testing Utilizing Novel Statistical Eye Methodology

Adaptive Analog Transversal Equalizers for High-Speed Serial Links

Comparison of Time Domain and Statistical IBIS-AMI Analyses Mike LaBonte SiSoft

Comparison of Time Domain and Statistical IBIS-AMI Analyses

Ultra-high-speed Interconnect Technology for Processor Communication

Source Coding and Pre-emphasis for Double-Edged Pulse width Modulation Serial Communication

Backchannel Modeling and Simulation Using Recent Enhancements to the IBIS Standard

3Gb/s CMOS Adaptive Equalizer for Backplane Serial Links

Delft University of Technology Faculty of Electrical Engineering, Mathematics and Computer Science

Differential Signal and Common Mode Signal in Time Domain

ELT Receiver Architectures and Signal Processing Fall Mandatory homework exercises

EE290C Spring Lecture 5: Equalization Techniques. Elad Alon Dept. of EECS 9" FR4 26" FR4. 9" FR4, via stub.

Electronic Dispersion Compensation of 40-Gb/s Multimode Fiber Links Using IIR Equalization

Time-Domain Pre-Distortion Technique Using Raised Cosine Shaping for High-Speed Serial Signaling B. Ševčík, L. Brančík 1

A10-Gb/slow-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram

Micram DAC10001 and DAC GS/s Digital to Analog Converter System. Data Sheet

EQUALIZATION of high-speed serial links has evolved

LSI and Circuit Technologies for the SX-8 Supercomputer

ECEN 720 High-Speed Links: Circuits and Systems

SIGNALS AND SYSTEMS LABORATORY 13: Digital Communication

OIF CEI 6G LR OVERVIEW

ECEN 720 High-Speed Links Circuits and Systems

Validation & Analysis of Complex Serial Bus Link Models

Performance of Wideband Mobile Channel with Perfect Synchronism BPSK vs QPSK DS-CDMA

06-496r3 SAS-2 Electrical Specification Proposal. Kevin Witt SAS-2 Phy Working Group 1/16/07

T10/05-428r0. From: Yuriy M. Greshishchev, PMC-Sierra Inc. Date: 06 November 2005

Keysight Technologies Using Equalization Techniques on Your Ininiium 90000A Series Oscilloscope. Application Note

Department of Electronics and Communication Engineering 1

Experiment 2 Effects of Filtering

Baseline Proposal for 100G Backplane Specification Using PAM2. Mike Dudek QLogic Mike Li Altera Feb 25, 2012

Beta and Epsilon Point Update. Adam Healey Mark Marlett August 8, 2007

High-speed Integrated Circuits for Silicon Photonics

Circuit Techniques for High-Speed Serial and Backplane Signaling Marcus Henricus van Ierssel

Signal Processing Techniques for Software Radio

Module 12 : System Degradation and Power Penalty

Blind Equalization Using Constant Modulus Algorithm and Multi-Modulus Algorithm in Wireless Communication Systems

6.976 High Speed Communication Circuits and Systems Lecture 21 MSK Modulation and Clock and Data Recovery Circuits

Considerations in High-Speed High Performance Die-Package-Board Co-Design. Jenny Jiang Altera Packaging Department October 2014

Basic Concepts in Data Transmission

Data and Computer Communications Chapter 3 Data Transmission

A 5-8 Gb/s Low-Power Transmitter with 2-Tap Pre-Emphasis Based on Toggling Serialization

ESE531 Spring University of Pennsylvania Department of Electrical and System Engineering Digital Signal Processing

Plastic straw: future of high-speed signaling

Terminology (1) Chapter 3. Terminology (3) Terminology (2) Transmitter Receiver Medium. Data Transmission. Direct link. Point-to-point.

High Speed I/O 2-PAM Receiver Design. EE215E Project. Signaling and Synchronization. Submitted By

Terminology (1) Chapter 3. Terminology (3) Terminology (2) Transmitter Receiver Medium. Data Transmission. Simplex. Direct link.

EE3723 : Digital Communications

LSI and Circuit Technologies of the SX-9

To learn statistical bit-error-rate (BER) simulation, BER link noise budgeting and using ADS to model high speed I/O link circuits

Fundamentals of Digital Communication

Reconfigurable Equalization for 10-Gb/sec Serial Data Links

Phase Modulator for Higher Order Dispersion Compensation in Optical OFDM System

Performance Analysis Of Hybrid Optical OFDM System With High Order Dispersion Compensation

The Practical Limitations of S Parameter Measurements and the Impact on Time- Domain Simulations of High Speed Interconnects

EC 554 Data Communications

Crosstalk-Aware Transmitter Pulse-Shaping for Parallel Chip-to-Chip Links. Mike Bichan

IN HIGH-SPEED wireline transceivers, a (DFE) is often

/$ IEEE

Chapter 3. Data Transmission

Text Book: Simon Haykin & Michael Moher,

SC - Single carrier systems One carrier carries data stream

Decision Feedback Equalizer A Nobel Approch and a Comparitive Study with Decision Directed Equalizer

Principles of Baseband Digital Data Transmission

A New Adaptive Channel Estimation for Frequency Selective Time Varying Fading OFDM Channels

EE5713 : Advanced Digital Communications

Multi-gigabit signaling with CMOS

A 24Gb/s Software Programmable Multi-Channel Transmitter

QAM-Based 1000BASE-T Transceiver

Transcription:

Studies on FIR Filter Pre-Emphasis for High-Speed Backplane Data Transmission Miao Li Department of Electronics Carleton University Ottawa, ON. K1S5B6, Canada Tel: 613 525754 Email:mili@doe.carleton.ca Yuming Tao Ottawa IC Development ALTERA Corp. Ottawa, ON. K2K3C9 Canada Tel: 613 591675 Email:ytao@altera.com Shoujun Wang Ottawa IC Development ALTERA Corp. Ottawa, ON. K2K3C9 Canada Tel: 613 5916767 Email:sjwang@altera.com Tad Kwasniewski Department of Electronics Carleton University Ottawa, ON. K1S5B6, Canada Tel: 613 525762 Email:tak@doe.carleton.ca Abstract -- FIR filter-based transmitter pre-emphasis has been used to counteract inter-symbol interference (ISI) in high-speed backplane data transmission. In this paper, backplane channel characteristics are analyzed in both time and frequency domains. The analysis performed demonstrates that group delay distortion is a major ISI contributor in addition to amplitude attenuation. A Matlab program is then used to optimize FIR filter coefficients. Both symbol-spaced FIR (SSF) and fractionally-spaced FIR (FSF) techniques are compared at 3.125-, 6.5-, and 1-Gbps data rates. Finally, the results obtained from Matlab and ADS are compared. Keywords: FIR filter, ISI, Pre-emphasis, backplane, LMS I. INTRODUCTION Inter-symbol-interference (ISI) is a major factor limiting the maximum distance and data rate of high-speed serial backplane data transmissions. ISI is caused by channel bandwidth limitations due to impairments of physical backplanes, such as skin-effect loss, dielectric losses, reflection, cross talk, etc. The overall effect of this distortion is that the receive eye at the far-end of a backplane can become too small to be recovered by the clock-data-recovery (CDR) block and bit errors start to appear. There are numerous techniques to increase the eye opening. Of these, pre-emphasis at the transmitter side has been proven to be one of the most effective techniques [1,2]. The FIR filter-based pre-emphasis function is used to boost the high-frequency content of the transmitted signal, thereby extending the bandwidth of the combined pre-emphasis and channel transfer functions. There are two types of FIR filters considered here: symbol-spaced and fractionally spaced. Due to the parametric variation of a physical backplane, an optimized FIR is required to obtain the best performance at the receive side. A Matlab coefficient estimator/simulator program, therefore, has been developed to study the FIR filter pre-emphasis applied in backplane data transmission. This paper starts with the channel characteristics analyzed in Section II. The Matlab program and flow-chart are described in Section III. Simulation results are presented and analyzed in Section IV. The results obtained with behavioral the Matlab and transistor-level ADS simulators are also compared in that section. Final conclusions are provided in Section V. II. CHANNEL CHARACTERISTICS Figure 1 shows the configuration of a backplane transceiver link with FIR pre-emphasis. The entire backplane channel typically consists of a transmitter daughter card, connector, backplane, another connector, and another receiver daughter card. Figure 1. FIR pre-emphasis for backplane channel In this paper, a Tyco XAUI 34-inch FR4 backplane (referred to as 34-inch backplane) with two daughter cards is used as the channel model for FIR filter studies. The actual channel characteristics can be fully described by the measured differential S-parameters [3]. Figure 2 shows the amplitude attenuation and group delay of the backplane. The bandwidth limitation effects on ISI and the group delay variation of a linear low-pass element are well understood. It should be noted, however, that additional group delay distortion, as observed in Figure 2, is also a major ISI contributor. This group delay distortion of a physical

backplane can be attributed to the skin effect and undesired high-order modes existing within connectors and the transmission line. Figure 2 shows the channel impulse response with and without any group delay distortion (for clarity of the argument). For the no-group-delay case, the channel impulse response is attenuated, but dispersed symmetrically. The impulse response becomes asymmetrical when the channel impairments, in particular the group delay distortion, are fully included. Interestingly, the group delay is likely to speed up the leading edge of the impulse response, causing a long tail, as shown in Figure 2. For this 34-inch backplane, the pre-cursor ISI value seems to be negligible. As a consequence, the group delay distortion visibly degrades the eye opening as shown in Figure 3. The group delay distortion, therefore, should be taken into account for channel modeling and FIR filter design. Amplitude attenuation (db) Group delay (sec) Impulse response of channel (volt) -2-4 -6-8 6.8 6.6 6.4 6.2 6 15 1 5 1 7 1 8 1 9 1 1 Frequency (Hz) x 1-9 x 1-3 1 7 1 8 1 9 1 1 Frequency (Hz) with group delay without group delay 6.45 6.5 6.55 6.6 6.65 6.7 x1-9 Figure 2. Backplane channel characteristics: Measured frequency response and Impulse response with and without group delay distortion.25.2.15.1.5 -.5 -.1 -.15 -.2 Eye diagram without group delay distortion @3.125Gbps -.25-3 -2-1 1 2 3 x 1-1.25.2.15.1.5 -.5 -.1 -.15 -.2 -.25 Eye diagram with group delay distortion @3.125Gbps -3-2 -1 1 2 3 x 1-1 Figure 3. Far-end eye diagrams at data rate of 3.125 Gbps: without group delay distortion and with group delay distortion x n III. MATLAB PROGRAM D D D C C 1 C 2 C N-2 C N-1 - Figure 4. FIR filter structure The structure of the FIR filter is shown in Figure 4. For symbol-spaced FIR (SSF), the delay D is equal to one symbol period T. The transfer function of SSF in z- domain is given by: H N 1 = n () z C n z n= where C n is the tap coefficient, z = exp( j2πf / f s ), and the sampling frequency f s = 1/ T. For a fractionally spaced FIR (FSF), the delay D is a fraction of T (e.g., D=T/2). A Matlab program is developed to aid FIR-filter-based preemphasis design in backplane data communications applications. It consists of two parts: a tap-coefficients y n (1)

calculator and a backplane link simulator, as shown in Figure 5Error! Reference source not found.error! Reference source not found. and, respectively. the Matlab program at data rates of 3.125 Gbps, 6.25 Gbps and 1 Gbps. The tap number of SSF is varied to determine the optimum number. The performance of SSF and FSF is compared. A. Symbol-spaced FIR Filter Figure 6 shows the pulse response of the channel at different data rates. The optimum tap coefficients of SSF are obtained at the above data rates for the post-tap number, varied from 1 to 1 (the total tap number is from 2 to 11). The far-end eye diagrams are drawn after applying the obtained SSF preemphasis to the link. Pulse response of channel (volt).3.25.2.15.1.5 3.125Gbps 6.25Gbps 1Gbps 3.125Gbps 6.25Gbps 1Gbps Figure 5. Error! Reference source not found.matlab program flow chart: Tap-coefficients calculator and backplane link simulator As shown Figure 5, the channel impulse response is first obtained by applying the inverse fast Fourier transform (IFFT) to the measured channel differential, S-parameter transfer function SDD21. Next, training data (from a pseudorandom source) is convolved with the impulse response to obtain the distorted data at the far end of the channel. The distorted data and the error signal, which is the difference between the delayed training data and FIR filter output, go into the least-mean-square (LMS) convergence engine. The LMS algorithm coefficient updating process follows the equation: C( n + 1 ) = C( n) + μ u e (2) where C is the tap coefficient, is the step size, u is the distorted signal, and e is the error signal. As the algorithm convergences, the tap coefficients reach their optimum values. The obtained optimum tap coefficients are then applied to the transmitter FIR filter in the Matlab link simulator. The spectrum of data bit sequence, channel, and transfer functions of the FIR filter are first multiplied in the frequency domain, and then converted to the time domain using IFFT. Finally, the time domain response is used to obtain the far-end eye diagram. IV. CASE STUDIES AND CORRELATION The 34-inch FR4 backplane discussed above is used as the transmission channel. SSF and FSF are optimized through 6.4 6.6 6.8 7 7.2 7.4 7.6 7.8 8 8.2 8.4 Tim e (sec) x 1-9 Figure 6. Channel pulse responses at different data rates.25.2.15.1.5 -.5 -.1 -.15 -.2 -.25-3 -2-1 1 2 3 Tim e (sec) x 1-1.25.2.15.1.5 -.5 -.1 -.15 -.2 -.25-1.5-1 -.5.5 1 1.5 x 1-1.2.15.1.5 -.5 -.1 -.15 -.2 -.8 -.6 -.4 -.2.2.4.6.8 x 1-1.2.15.1.5 -.5 -.1 -.15 -.2-3 -2-1 1 2 3 x 1-1.15.1.5 -.5 -.1 -.15.1.5 -.5 -.1-1.5-1 -.5.5 1 1.5 x 1-1 -.5.5 1 x 1-1 (c) Figure 5. Comparison of far-end eye diagrams without and with SSF pre-emphasis: 3.125 Gbps; 6.25 Gbps; and (c) 1 Gbps.

The selection of the optimum tap number is discussed separately [4]. In general, the optimum tap number is close to the least number of symbol-spaced points that cover the greatest part of the tail of the pulse response. For the 34-inch FR4 backplane used here, four post-taps were used for 3.125 Gbps and 6.25 Gbps, and five post-taps were used for 1 Gbps. SSF pre-emphasis, with the obtained optimum tap number and coefficients, is applied to the link at different data rates. Far-end eye diagrams, with and without SSF preemphasis, are compared in Figure 5. The effectiveness of SSF pre-emphasis can be clearly observed. A CML transmitter with 2-tap FIR pre-emphasis has been designed in.18-µm CMOS technology. This transmitter is then used to drive the 34-inch backplane with the optimized tap-coefficients obtained from the developed Matlab program. ADS is used as the transistor-level simulator due to its capability of simulating S-parameters in transient. The far-end eye-diagrams simulated using the Matlab program and ADS simulator are plotted in Figure 6 and, respectively. Comparing the horizontal and vertical eyeopenings, a reasonably good correlation can be observed between these two link simulations. B. Fractionally-spaced FIR Filter The performance of SSF is limited by aliasing, as a result of sampling at 1/T. SSF cannot reliably compensate for channel impairments beyond the Nyquist frequency 1/2T. FSF samples at a fraction of T, and the pre-emphasis is defined beyond the 1/2T frequency point. It is expected that FSF preemphasis can perform better than SSF. Three cases are studied in the following example: 3-tap T-spaced FIR (2T span), 3-tap T/2-spaced FIR (1T span), and 5-tap T/2-spaced FIR (2T span). The performance comparison at different data rates is shown in Table 1. The eye opening of the 3-tap FSF is worse than that of the 3- tap SSF because the 3-tap FSF only covers half the time span of the 3-tap SSF. FSF, however, always performs better than SSF if the same time span is covered. The 5-tap FSF shows larger horizontal eye openings than the 3-tap SSF for all three data rates. For the backplane channel studied here, the performance gain of T/2 FSF over SSF is not significant. Further improvement can be achieved with FSF preemphasis by reducing the delay D to a smaller fraction of T. The selection of FSF vs. SSF is channel-dependent and requires a trade-off between performance and implementation complexity. Table 1. Horizontal (in unit intervals) and vertical (in volts) eye openings for SSF vs. FSF pre-emphasis Data rate 3-tap SSF 3-tap FSF 5-tap FSF [UI] [V] [UI] [V] [UI] [V] 3.125 Gbps.93.23.93.2.96.22 6.25 Gbps.86.11.83.11.89.12 1 Gbps.66.3.62.3.68.3 Figure 6. 6.5-Gbps data eye-diagrams at the far-end of 34- inch backplane without and with FIR pre-emphasis: Matlab simulation and ADS transistor-level simulation V. CONCLUSION One backplane channel has been thoroughly analyzed in the frequency and time domains. It was found that the group delay distortion is a major ISI contributor in addition to amplitude attenuation. Using the Matlab program, we studied the FIR filter pre-emphasis for backplane channel equalization and, as expected, FSF performs better than SSF, if the same time span is covered. Results from Matlab simulation are close to these obtained from the ADS simulation that included transistor-level FIR pre-emphasis. The Matlab program can be used to optimize FIR preemphasis and provide design guidelines for given backplane channels. C. Simulation Correlation

REFERENCES [1] J. Zerbe, et al. Equalization and clock recovery for a 2.5-1Gbs 2-PAM/4-PAM backplane transceiver cell, ISSCC Digest of Technical Papers, paper 4.6, 23. [2] J.T. Stonick, Gu-Yeon Wei, J.L. Sonntag, D.K. Weinlader, An adaptive PAM-4 5-Gb/s backplane transceiver in.25-um CMOS, IEEE J. Solid-State Circuits, vol.38, pp. 436 443, March 23. [3] OIF23.14.3, Common Electrical Interface (CEI) electrical and jitter interoperability agreements for 6+ and 11+ Gbps I/O, October 23. [4] M. Li, S. Wang, Y. Tao, and T. Kwasniewski, FIR filter optimization as pre-emphasis of high-speed backplane data transmission, International Conference of Communications, Circuits and Systems (ICCCAS), Chengdu, China, June 2729, 24.