IBIS-AMI Terminology Overview

Similar documents
IBIS-AMI Correlation and BIRD Update

IBIS 5.0 AMI Basic Principles. Basis for existing models and existing flows

Comparison of Time Domain and Statistical IBIS-AMI Analyses

Creating Broadband Analog Models for SerDes Applications

Comparison of Time Domain and Statistical IBIS-AMI Analyses Mike LaBonte SiSoft

Two for One: SerDes Flows for AMI Model Development

Two for One: Leveraging SerDes Flows for AMI Model Development

INTRODUCTION TO IBIS-AMI. Todd Westerhoff, SiSoft Mike LaBonte, SiSoft Walter Katz, SiSoft

IBIS-AMI Modeling Recommendations European IBIS Summit 2010

Extending IBIS-AMI to Support Back-Channel Communications DesignCon IBIS Summit February 3, 2011 Santa Clara, CA

DesignCon 2010 Predicting BER with IBIS-AMI: experiences correlating SerDes simulations and measurement

Efficient End-to-end Simulations

Demonstration of SerDes Modeling using the Algorithmic Model Interface (AMI) Standard

Bridging the Measurement and Simulation Gap Sarah Boen Marketing Manager Tektronix

Multi-Gigabit Serial Link Simulation with Xilinx 7 Series FPGA GTX Transceiver IBIS-AMI Models

A SerDes Balancing Act: Co-Optimizing Tx and Rx Equalization Settings to Maximize Margin. Donald Telian, Owner SiGuys Todd Westerhoff, VP SiSoft

Asian IBIS Summit, Tokyo, Japan

EDI CON USA Addressing DDR5 design challenges with IBIS-AMI modeling techniques. Todd Westerhoff, SiSoft Doug Burns, SiSoft Eric Brock, SiSoft

New SI Techniques for Large System Performance Tuning

Virtex-5 FPGA RocketIO GTP Transceiver IBIS-AMI Signal Integrity Simulation Kit User Guide

Virtex-5 FPGA RocketIO GTX Transceiver IBIS-AMI Signal Integrity Simulation Kit User Guide

IBIS-AMI: New Users, New Uses

DesignCon Applying IBIS-AMI techniques to DDR5 analysis. Todd Westerhoff, SiSoft Doug Burns, SiSoft Eric Brock, SiSoft

Backchannel Modeling and Simulation Using Recent Enhancements to the IBIS Standard

Building IBIS-AMI Models from Datasheet Specifications

DesignCon IBIS-AMI Modeling and Simulation of 56G PAM4 Link Systems. Hongtao Zhang, Xilinx Inc.

Appendix. RF Transient Simulator. Page 1

DesignCon Comparison of Two Statistical Methods for High Speed Serial Link Simulation

Validation & Analysis of Complex Serial Bus Link Models

To learn fundamentals of high speed I/O link equalization techniques.

Getting the Most from IBIS-AMI: Tips & Secrets from the Experts

Statistical Link Modeling

RF Basics 15/11/2013

EE290C Spring Lecture 5: Equalization Techniques. Elad Alon Dept. of EECS 9" FR4 26" FR4. 9" FR4, via stub.

FIBRE CHANNEL CONSORTIUM

3 Definitions, symbols, abbreviations, and conventions

Keysight Technologies IBIS-AMI Modeling of Asynchronous High Speed Link Systems

Testing High-Speed Digital Interfaces with Automated Test Equipment

EEE 309 Communication Theory

10 Mb/s Single Twisted Pair Ethernet Implementation Thoughts Proof of Concept Steffen Graber Pepperl+Fuchs

True Differential IBIS model for SerDes Analog Buffer

TITLE. Image. Topic: Topic: Hee-Soo o LEE, Keysight Technologies Cindy Cui, Keysight Technologies

EQUALIZERS. HOW DO? BY: ANKIT JAIN

ECEN 720 High-Speed Links Circuits and Systems

The Practical Limitations of S Parameter Measurements and the Impact on Time- Domain Simulations of High Speed Interconnects

Marvell MV78200-A1 Discovery Innovation Series Embedded Processor

LSI and Circuit Technologies of the SX-9

OIF CEI 6G LR OVERVIEW

Serial Data Transmission

Lecture 3 Concepts for the Data Communications and Computer Interconnection

ECEN 720 High-Speed Links: Circuits and Systems

T10/05-428r0. From: Yuriy M. Greshishchev, PMC-Sierra Inc. Date: 06 November 2005

Equalize 10Gbase-CX4 and Copper InfiniBand Links with the MAX3983

YEDITEPE UNIVERSITY ENGINEERING FACULTY COMMUNICATION SYSTEMS LABORATORY EE 354 COMMUNICATION SYSTEMS

Low power SERDES transceiver for supply-induced jitter sensitivity methodology analysis

Notes on OR Data Math Function

UFS v2.0 PHY and Protocol Testing for Compliance. Copyright 2013 Chris Loberg, Tektronix

Gigabit Transmit Distortion Testing at UNH

Lecture 4 Biosignal Processing. Digital Signal Processing and Analysis in Biomedical Systems

Pre/de-emphasis buffer modeling with IBIS

To learn statistical bit-error-rate (BER) simulation, BER link noise budgeting and using ADS to model high speed I/O link circuits

Building IBIS-AMI Models From Datasheet Specifications

IBIS in the Frequency Domain. Michael Mirmak Intel Corporation DAC IBIS Summit 2006 July 25, 2006

FPGA & Pulse Width Modulation. Digital Logic. Programing the FPGA 7/23/2015. Time Allotment During the First 14 Weeks of Our Advanced Lab Course

Ansoft Designer with Nexxim. Statistical Eye Capabilities

Temperature Monitoring and Fan Control with Platform Manager 2

Jitter analysis with the R&S RTO oscilloscope

PCI Express Receiver Design Validation Test with the Agilent 81134A Pulse Pattern Generator/ 81250A ParBERT. Product Note

European IBIS Summit Baveno, Italy May 10, 2017

Department of Electronic Engineering NED University of Engineering & Technology. LABORATORY WORKBOOK For the Course SIGNALS & SYSTEMS (TC-202)

Evaluation of Package Properties for RF BJTs

Interconnect Delay Compensation in Timing Analysis for. Designs Containing Multiple Voltage Domains

Response Surface Channel Modeling Designer SI & DesignXplorer

SV2C 28 Gbps, 8 Lane SerDes Tester

bus waveforms transport delta and simulation

Effect of Power Noise on Multi-Gigabit Serial Links

TSKS01 Digital Communication - Lecture 1

TDECQ update noise treatment and equalizer optimization (revision of king_3bs_02_0217_smf)

TSKS01 Digital Communication - Lecture 1

An Initial Case Study for BIRD95: Enhancing IBIS for SSO Power Integrity Simulation

MSAN B1Q Line Code Tutorial Application Note. Introduction. Line Coding

ULTRASCALE DDR4 DE-EMPHASIS AND CTLE FEATURE OPTIMIZATION WITH STATISTICAL ENGINE FOR BER SPECIFICATION

System analysis and signal processing

A 24Gb/s Software Programmable Multi-Channel Transmitter

ECE 2111 Signals and Systems Spring 2012, UMD Experiment 9: Sampling

Lecture #2. EE 471C / EE 381K-17 Wireless Communication Lab. Professor Robert W. Heath Jr.

Revision of Lecture 3

TITLE. Novel Methodology of IBIS-AMI Hardware Correlation using Trend and Distribution Analysis for high-speed SerDes System

ADI 2006 RF Seminar. Chapter II RF/IF Components and Specifications for Receivers

TITLE. Capturing (LP)DDR4 Interface PSIJ and RJ Performance. Image. Topic: Topic: John Ellis, Synopsys, Inc. Topic: malesuada blandit euismod.

EEE 309 Communication Theory

Experiment # (3) PCM Modulator

Ultra640 SCSI with Receiver Equalization, 25 meters into a Backplane with 6 loads. Russ Brown Quantum Corporation

Case Study of Scheduled Single-Ended Driver Featuring [Test Data]

DesignCon A Tale of Long Tails. Dai Fen, Huawei Mike Harwood, HSZ Consulting, Ltd.

Course Overview. EELE 461/561 Digital System Design. Module #1 Digital Signaling. Course Overview. Course Overview. Course Content.

TSTE17 System Design, CDIO. General project hints. Behavioral Model. General project hints, cont. Lecture 5. Required documents Modulation, cont.

An EM-aware methodology for a high-speed multi-protocol 28Gbps SerDes design with TSMC 16FFC

Partial Response Signaling for Backplane Applications

DIGITAL COMMUNICATION

Transcription:

IBIS-AMI Terminology Overview Walter Katz, SiSoft wkatz@sisoft.com Mike Steinberger, SiSoft msteinb@sisoft.com Todd Westerhoff, SiSoft twesterh@sisoft.com DAC 2009 IBIS Summit San Francisco, CA July 28, 2009 Signal Integrity Software, Inc.

IBIS-AMI Fundamental Assumptions Millions of bits of behavior are needed to adequately characterize serial links SERDES transmitters / receivers can be modeled as a combination of analog & algorithmic elements TX output driver and RX termination network can be considered linear and time-invariant (LTI) TX/RX equalization and clock recovery behavior can be modeled at the algorithmic level Serial channels can be characterized using S Parameter data and/or other passive interconnect models 2

IBIS-AMI Serial Channel End-End Channel Analog Channel h AC Passive Channel h TX EQ (Algorithmic) TX (Analog) h TX TX Package System Interconnect RX Package RX (Analog) h RX RX EQ / Clock Recovery (Algorithmic) High-Z Connection High-Z Connection Passive Channel includes interconnect only Analog Channel includes TX driver & RX termination network End-End Channel includes everything 3

Passive Channel h Passive Channel h TX Package System Interconnect RX Package Pad-pad passive interconnect (including TX/RX packages) Can be modeled using any method the simulator supports 4

Analog Channel h AC Analog Channel h AC Passive Channel h TX (Analog) h TX TX Package System Interconnect RX Package RX (Analog) h RX IBIS-AMI Analog models for TX driver & RX termination network Network Characterization uses Analog models & circuit analysis techniques to determine impulse response Analysis can be performed using any method the simulator supports 5

IBIS-AMI End-End Channel End-End Channel Analog Channel h AC TX EQ RX EQ / Clock Recovery Analog network is modeled as impulse response Channel Simulation uses IBIS-AMI Algorithmic models IBIS-AMI Reference Flow (IBIS 5.0 / Section 10 / Item 2.3) defines simulation results 6

IBIS-AMI Models An IBIS-AMI model has two parts: Analog Model Models unequalized analog device behavior Included in IBIS component model (.IBS) files Used to characterize analog network and derive impulse response Analog [Model] points to AMI [Algorithmic model] Algorithmic Model Models equalization and clock recovery behavior Supplied as executable code Models can operate at two different levels: INIT: impulse response processing GETWAVE: time-domain waveform processing 7

IBIS-AMI Algorithmic Models Provided as binary code Fast, efficient execution Protects vendor IP Extensible modeling capability Allows models to be developed in multiple languages Standardized execution interface Defines.dll loading mechanism & call signature Defines data input/output formats Standardized control (.AMI) file Supplied as plain text file Reserved parameters section - model capabilities Model-specific parameters let users control the model 8

IBIS-AMI Algorithmic Models Impulse Response Processing Analog Channel Impulse Response TX INIT With TX EQ RX INIT With TX, RX EQ Waveform Processing Analog Channel Impulse Response convolved with Stimulus Recovered Clock Input Waveform TX GETWAVE With TX EQ RX GETWAVE With TX, RX EQ 9

IBIS-AMI Simulation IBIS-AMI analysis has two stages: Network Characterization Uses the passive network and IBIS analog models as input Performs either time-domain or frequency-domain circuit analysis Derives the impulse response for the analog network All analog effects considered are included in the impulse response Channel Analysis Uses impulse response to represent Analog Channel Links IBIS-AMI Algorithmic models into simulator Users may vary model-specific settings Statistical and/or Time-Domain analysis depending on simulator and model capabilities 10

IBIS-AMI Terminology Bit stream b Sum of delta functions Data symbol p Single bit width pulse TX analog characteristic h TX * Rise/fall time Voltage swing Drive impedance Capacitance TX Init equalization h TEI * Sum of weighted delta functions Coefficients & delays TX Getwave equalization g TEG () * Not considered LTI Waveform in, waveform out * Similar terms exist for RX 11

LTI Channel Math Channel impulse response h AC = h TX h h RX Channel pulse response = h TX h h RX p Unequalized waveform @ RX pad = h TX h h RX p b Channel pulse response with TX & RX Init EQ = h TX h h RX p h TEI h REI Waveform @ RX pad with TX Init EQ = h TX h h RX p b h TEI Waveform @ RX sampler with TX & RX Init EQ = h TX h h RX p b h TEI h REI 12

Reference Flow IBIS 5.0 Spec, Section 10, Item 2.3 Lists model evaluation order to define reference simulation waveforms Can be used with IBIS-AMI toolkit to produce reference waveforms Other evaluation techniques may be used as long as the resulting waveforms are the same 13

Use_Init_Output Controls linkage between Init() and Getwave() calls when both entry points are present 4 possible cases: Case TX Use_Init_Output RX Use_Init_Output 1 False False 2 False True 3 True False 4 (Default) True True The following slides consider cases where TX and RX models implement both AMI_Init and AMI_Getwave other cases are simpler 14

Case 1: TX = False, RX = False Impulse response input to TX AMI_Init h AC Impulse response input to RX AMI_Init h AC Impulse response after RX AMI_Init h AC Waveform input to TX AMI_Getwave p b h AC Waveform input to RX AMI_Getwave g TEG ( p b h AC ) Waveform output from RX AMI_Getwave g REG ( g TEG ( p b h AC ) ) 15

Case 2: TX = False, RX = True Impulse response input to TX AMI_Init h AC Impulse response input to RX AMI_Init h AC Impulse response after RX AMI_Init h AC h REI Waveform input to TX AMI_Getwave p b h AC h REI Waveform input to RX AMI_Getwave g TEG ( p b h AC h REI ) Waveform output from RX AMI_Getwave g REG ( g TEG ( p b h AC h REI ) ) 16

Case 3: TX = True, RX = False Impulse response input to TX AMI_Init h AC Impulse response input to RX AMI_Init h TEI h AC Impulse response after RX AMI_Init h TEI h AC Waveform input to TX AMI_Getwave p b h AC h TEI Waveform input to RX AMI_Getwave g TEG ( p b h AC h TEI ) Waveform output from RX AMI_Getwave g REG ( g TEG ( p b h AC h TEI ) ) 17

Case 4: TX = True, RX = True Impulse response input to TX AMI_Init h AC Impulse response input to RX AMI_Init h TEI h AC Impulse response after RX AMI_Init h TEI h AC h REI Waveform input to TX AMI_Getwave p b h AC h TEI h REI Waveform input to RX AMI_Getwave g TEG ( p b h AC h TEI h REI ) Waveform output from RX AMI_Getwave g REG ( g TEG ( p b h AC h TEI h REI ) ) 18

Observations In all cases, the best-case (least distorted) input to TX AMI_GetWave is p b h AC Input bit stream and bit time boundaries are not recoverable, makes modeling Dj and DCD nearly (if not completely) impossible In cases 2 and 4, the input to TX AMI_GetWave includes the RX AMI_Init equalization h REI How could the writer of TX AMI_GetWave be expected to write code that compensates for an unknown external equalization function? The current analog waveform input to TX AMI_Getwave doesn t really work SiSoft will address this is an upcoming BIRD 19

Summary Reviewed IBIS-AMI fundamental assumptions Introduced channel and model terminology Reviewed LTI channel math and IBIS-AMI reference simulation results Identified issue for future resolution Comments welcome and appreciated! 20