Pulsed IV analysis. Performing and Analyzing Pulsed Current-Voltage Measurements PULSED MEASUREMENTS. methods used for pulsed

Similar documents
New LDMOS Model Delivers Powerful Transistor Library Part 1: The CMC Model

Bias and Frequency Dependence of FET Characteristics

Experiment No. 9 DESIGN AND CHARACTERISTICS OF COMMON BASE AND COMMON COLLECTOR AMPLIFIERS

ECE 145A/218A, Lab Project #1b: Transistor Measurement.

Application Note 5057

This novel simulation method effectively analyzes a 2-GHz oscillator to better understand and optimize its noise performance.

Phy 335, Unit 4 Transistors and transistor circuits (part one)

A Spline Large-Signal FET Model Based on Bias-Dependent Pulsed I V Measurement

Application Note 5379

ATF-531P8 E-pHEMT GaAs FET Low Noise Amplifier Design for 800 and 900 MHz Applications. Application Note 1371

ATF-531P8 900 MHz High Linearity Amplifier. Application Note 1372

A New Microwave One Port Transistor Amplifier with High Performance for L- Band Operation

Three Terminal Devices

Design and Layout of a X-Band MMIC Power Amplifier in a Phemt Technology

1 of 7 12/20/ :04 PM

Field Effect Transistors

CHAPTER 4 LARGE SIGNAL S-PARAMETERS

Dual-band LNA Design for Wireless LAN Applications. 2.4 GHz LNA 5 GHz LNA Min Typ Max Min Typ Max

ANALOG FUNDAMENTALS C. Topic 4 BASIC FET AMPLIFIER CONFIGURATIONS

Design of a Broadband HEMT Mixer for UWB Applications

High Efficiency Classes of RF Amplifiers

Application Note 1285

THE JFET. Script. Discuss the JFET and how it differs from the BJT. Describe the basic structure of n-channel and p -channel JFETs

Gechstudentszone.wordpress.com

Leveraging High-Accuracy Models to Achieve First Pass Success in Power Amplifier Design

Chapter 8. Field Effect Transistor

UNIT I - TRANSISTOR BIAS STABILITY

4 Transistors. 4.1 IV Relations

A Basis for LDO and It s Thermal Design

ATF High Intercept Low Noise Amplifier for the MHz PCS Band using the Enhancement Mode PHEMT

Lab 4. Crystal Oscillator

Load Pull Validation of Large Signal Cree GaN Field Effect Transistor (FET) Model

LABORATORY #3 QUARTZ CRYSTAL OSCILLATOR DESIGN

After the initial bend, the curves approximate a straight line. The slope or gradient of each line represents the output impedance, for a particular

Basic Electronics Learning by doing Prof. T.S. Natarajan Department of Physics Indian Institute of Technology, Madras

California Eastern Laboratories

By Cesar A. Morales-Silva, University of South Florida, and Lawrence Dunleavy, Rick Connick, Modelithics, Inc.

6. Field-Effect Transistor

CHAPTER - 3 PIN DIODE RF ATTENUATORS

APPLICATION NOTE AN-009. GaN Essentials. AN-009: Bias Sequencing and Temperature Compensation for GaN HEMTs

Chapter 8: Field Effect Transistors

CHARACTERISING MICROWAVE TRANSISTOR DYNAMICS WITH SMALL-SIGNAL MEASUREMENTS

UNIVERSITY OF NORTH CAROLINA AT CHARLOTTE Department of Electrical and Computer Engineering

DEVICE DISPERSION AND INTERMODULATION IN HEMTs

A 400, 900, and 1800 MHz Buffer/Driver Amplifier using the HBFP-0450 Silicon Bipolar Transistor

DEPARTMENT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCE MASSACHUSETTS INSTITUTE OF TECHNOLOGY CAMBRIDGE, MASSACHUSETTS 02139

Transistors and Applications

A GHz MICROWAVE UP CONVERSION MIXERS USING THE CONCEPTS OF DISTRIBUTED AND DOUBLE BALANCED MIXING FOR OBTAINING LO AND RF (LSB) REJECTION

3.1 ignored. (a) (b) (c)

Document Name: Electronic Circuits Lab. Facebook: Twitter:

High Efficiency Class-F MMIC Power Amplifiers at Ku-Band

UNIT 3: FIELD EFFECT TRANSISTORS

Negative Input Resistance and Real-time Active Load-pull Measurements of a 2.5GHz Oscillator Using a LSNA

BJT AC Analysis CHAPTER OBJECTIVES 5.1 INTRODUCTION 5.2 AMPLIFICATION IN THE AC DOMAIN

A New Topology of Load Network for Class F RF Power Amplifiers

PHYS 3050 Electronics I

BJT Amplifier. Superposition principle (linear amplifier)

Many applications. Mismatched Load Characterization for High-Power RF Amplifiers PA CHARACTERIZATION. This article discusses the

Instrument Controllers

RF and Microwave Semiconductor Technologies

6-18 GHz MMIC Drive and Power Amplifiers

ML4818 Phase Modulation/Soft Switching Controller

Design and simulation of Parallel circuit class E Power amplifier

Gallium Nitride MMIC Power Amplifier

Application Note 1373

T he noise figure of a

Power Electronics. P. T. Krein

ITT Technical Institute. ET215 Devices 1. Unit 7 Chapter 4, Sections

Understanding VCO Concepts

AM002535MM-BM-R AM002535MM-FM-R

(a) Current-controlled and (b) voltage-controlled amplifiers.

Study of Inductive and Capacitive Reactance and RLC Resonance

Simulation of GaAs MESFET and HEMT Devices for RF Applications

Chapter 3: TRANSISTORS. Dr. Gopika Sood PG Govt. College For Girls Sector -11, Chandigarh

UNIT 4 BIASING AND STABILIZATION

Application Note 1360

Low Cost, General Purpose High Speed JFET Amplifier AD825

print close Basic Comparison of NE555 and LM386

IRF130, IRF131, IRF132, IRF133

ASTABLE MULTIVIBRATOR

RF2418 LOW CURRENT LNA/MIXER

Using the isppac-powr1208 MOSFET Driver Outputs

Reading. Lecture 17: MOS transistors digital. Context. Digital techniques:

MICROWAVE ENGINEERING-II. Unit- I MICROWAVE MEASUREMENTS

LM389 Low Voltage Audio Power Amplifier with NPN Transistor Array

Code: 9A Answer any FIVE questions All questions carry equal marks *****

Determining Timing for Isothermal Pulsed-bias S-parameter Measurements

FET, BJT, OpAmp Guide

UNISONIC TECHNOLOGIES CO., LTD

AMMC KHz 40 GHz Traveling Wave Amplifier

Black Box Modelling Of Hard Nonlinear Behavior In The Frequency Domain

GATE & DRAIN Probe heads specifications

InGaP HBT MMIC Development

55:041 Electronic Circuits

The steeper the phase shift as a function of frequency φ(ω) the more stable the frequency of oscillation

ECEN 5014, Spring 2009 Special Topics: Active Microwave Circuits Zoya Popovic, University of Colorado, Boulder

Physics 481 Experiment 3

The Common Source JFET Amplifier

ANALYSIS OF BROADBAND GAN SWITCH MODE CLASS-E POWER AMPLIFIER

Design of Hybrid SiC Varactor Driver Circuit using SiC MESFET

Transcription:

From May 2004 High Frequency Electronics Copyright 2004 Summit Technical Media, LLC Performing and Analyzing Pulsed Current-Voltage Measurements By Charles P. Baylis II, Lawrence P. Dunleavy University of South Florida Pulsed IV analysis This article describes the allows the development of more accu- methods used for pulsed measurements that reduce rate nonlinear models for stress on power devices RF and microwave device during characterization operation. An analysis of pulsed IV waveforms allows better exploitation of measurement capabilities to produce accurate results. Static and dynamic IV measurement waveforms produced by a commercially available pulsed IV analyzer are examined. Because transistors can become unstable during any type of IV measurement, the use of bias tees allows a frequency-dependent impedance to be presented. However, it is shown that care must be used when using bias tees in pulsed IV measurement to choose a bias tee with an inductor time constant significantly higher than the pulsing frequency but significantly lower than the frequency at which oscillations develop. Introduction Pulsed current-voltage (IV) measurements have emerged as a preferred method of obtaining current-voltage characteristics for active devices such as field-effect transistors (FETs), high electron mobility transistors (HEMTs) and bipolar junction transistors (BJTs) [1]. In traditional static, or curve tracer, measurements, IV characteristics are measured by increasing drain-source (or collector-emitter) voltage from zero to the maximum value for each value of gate-source voltage (or base current). In pulsed IV measurements, pulses are made from a static quiescent bias point determined by the user to the necessary locations throughout the IV plane [2]. Such measurement more accurately resembles radio-frequency and microwave operation, due to the fact that temperature and trapping effects do not have sufficient time to occur at the voltages and currents being measured, but are wholly dependent upon the quiescent bias point [3]. A popular commercial instrument for performing pulsed IV testing is the Dynamic IV Analyzer (DIVA) manufactured by Accent Optoelectronics, that allows measurement with pulse lengths as low as 0.1 µs [4]. To allow users to better understand the method of pulsed IV measurement, a study has been performed of the voltage waveforms at the gate and drain ports of a model 265 DIVA. The analysis is easily performed for any pulsed IV system by using an oscilloscope with its two channels connected to the gate and drain channels of the pulsed IV system. From these measurements, it can be seen how the system performs pulsed IV measurements in a way to provide isothermal (constant temperature) and isodynamic (constant trap occupancy) conditions. Devices can become unstable during IV measurement, causing the measured characteristic to change [5]. It may be possible to avert such problems by using bias tees (e.g. terminated in 50 ohms) in conjunction with a pulsed IV analysis system; however, the time constants of the inductor and capacitor in the bias tee must be chosen so that the capacitor is seen as a short circuit and the inductor as an open circuit at the frequency of oscillation, while the opposite is true for the frequency content of the pulses. Pulsed IV waveforms taken through bias tees are examined and the effects of bias tees on device characteristics are demonstrated. 64 High Frequency Electronics

Gate Port: Drain Port: Drain Current Limit <250 ma >250 ma Pulse Duration 200 ns to 1 ms 100 ns to 1 ms Gate Output Impedance 50 Ω 50 Ω Pulsed IV Measurement Basics There are two major types of processes causing inaccuracy of static DC IV results. Self-heating of the device causes inaccuracy of typical DC IV measurements. It is wellknown that the channel temperature TC of a transistor is given by the equation T C = θp D + T A (1) where θ is the thermal resistance of the device (not necessarily a constant), P D is the power dissipated in the channel, and T A is the ambient temperature at which the measurement is performed. P D is given by the product of the drain voltage and drain current at which the thermal state is set. In static DC IV measurement, the dwell time at each point is sufficiently long that the thermal state is set for each point on the trace. However, in RF operation, the frequency of operation is so high Pulse Separation 500 µs to 1 s 500 µs to 1 s Gate Current Resolution ±0.25 ma ±0.25 ma Table 1 Accent DIVA D265 specifications [4]. Voltage Range 15 V to +10 V 0 V to +65 V Drain Output Impedance 100 Ω 10 Ω Current Range 0 to 180 ma 0 to 2 A Drain Current Resolution ±3.25 ma ±32.5 ma that the thermal state is set by the quiescent bias point. Trapping effects, a second cause of DC IV inaccuracy, are dependent upon the surface states and deep levels in the semiconductor material [6]. As with thermal conditions, the minimum time constant of the trapping conditions is such that trapping is dependent upon the quiescent bias point in RF operation. Note that this quiescent point could change under RF drive in some classes of power amplifiers (e.g. Class B). Due to these thermal and trapping conditions, it can be concluded that pulsed IV measurement from a quiescent bias point will provide a more accurate set of RF IV curves for a transistor. To obtain an accurate characteristic, a pulse length should be used that is short enough to provide an IV measurement under isothermal (quiescent thermal) and isodynamic (quiescent trapping) conditions. The range of pulse lengths available should allow accurate device characterization. Scott gives 2 µs as a maximum pulse length for isothermal and isodynamic measurements of an example FET device [7]. Static and Pulsed IV Waveforms Measurement of the static and pulsed IV waveforms of a DIVA model D265 was performed by connecting the channels of an oscilloscope to the gate and drain channels of the instrument. Manufacturer specifications for the D265 model are shown in Table 1, showing the available range of measurement parameters. First, a static IV measurement waveform was obtained using the following settings for the DIVA unit: from 0 to 6 V V GS from 1.5 V to 1 V in 0.5 V steps V D maximum = 6 V I D maximum = 500 ma Instantaneous Power Limit = 1.4 W Average over: 16 samples Sweep Rate = 1 V/s Figure 1 shows the resultant measurement waveform. For each gate voltage, the drain voltage is swept from its minimum to maximum value. The gate voltages are stepped in order from minimum to maximum values. Next, analysis of pulsed IV measurement waveforms was performed using the following DIVA parameter settings: Figure 1 Static measurement results for drain (top) and gate (bottom) voltages. Figure 2 Measured drain and gate voltages versus time (zoomed out). 66 High Frequency Electronics

Figure 3 Zoomed-in plot of DIVA pulsing. V DS is swept from 0 to 7 V for a gate voltage of 1 V. Figure 4 Two series of DIVA 265 drain voltage pulsing; first value receiving 17 pulses. V GS from 1.5 V to 1 V in 0.5 V steps maximum: 6 V I D maximum: 500 ma Instantaneous Power Limit: 1.4 W Bias Point V DS = 3 V Bias Point V GS = 1.6 V Average over: 16 samples step size = 1 V Pulse Length (µs) = 1000 Pulse Separation (ms) = 1 A zoomed-out view of the waveform is shown in Figure 2. The quiescent bias point of V GS = 1.6 V, V DS = 3 V is set and held for over 4 seconds before the pulsing is performed. Abernathy gives the typical thermal time constant of a GaAs MMIC device as 156 µs [7]; therefore, 4 seconds should be more than sufficient time for conditions to reach steady-state. Following the setting of the quiescent point, the pulsing is performed, followed by which the voltages are returned to zero. A zoomed-in view of the pulsing shows the sequence in which voltages are measured. In this measurement, V DS was swept from 0 to 7 V with a V DS step size of 1 V and a gate voltage of -1 V. The quiescent bias point (from which the pulses are taken) is V GS = -1.6 V, V DS = 4 V. The resultant waveform is shown in Figure 3. For each gate voltage, the drain voltage is pulsed from the quiescent voltage to each V DS value to be measured, from lowest to highest voltage. The gate voltage is also pulsed from the quiescent gate voltage to the gate voltage to be measured. After pulsing to all specified values of drain voltage for the minimum gate voltage, the process is repeated for the next gate voltage, until the measurements have been performed for all specified drain and gate voltages. An averaging setting of 16 samples was used for this measurement, so 16 pulses occur for each combination of gate and drain voltages. Figure 4 shows a plot of drain pulses to further illustrate this point. Figure 5 DIVA drain and gate pulsing results with rise and fall times. Figure 5 shows a measured DIVA drain and gate pulse for a nominal pulse length of 1 µs. The drain voltage rise time (it is actually falling) was measured by the oscilloscope as 70 ns (23.33 ns/v). The gate voltage rise time was also 70 ns (116 ns/v). The time for which the pulse maintained its value was 930 ns for the drain and 945 ns for the gate. If half of the rise and fall times are added to the hold times, the pulse length is 1.0125 µs for the drain and 1.000 ns for the gate. These are both very close to the desired pulse length of 1 µs. The drain voltage appeared to be removed slightly before the gate voltage. The drain voltage displayed a fall time of 95 ns (31.667 ns/v), while the gate fall time was 40 ns (66.67 ns/v). According to literature published by the manufacturer, the measurement is performed near the end of the pulse [4]. Measurement with Bias Tees The DIVA is designed so that the external use of bias tees is not necessary to bias the device. However, situations often exist in which the 10 or 100 ohm input impedance of the DIVA places the device in an unstable situation. In this case, it may be desired to use bias tees in order to achieve stability. A study was performed con- May 2004 67

(a) bias tees can be included with no effect on the results. Theoretically, this cutoff pulse length can be calculated if the bias tee inductance values are known. The time constant of an inductor is given by τ = L/(2πR) (2) (b) Figure 6 DIVA pulse waveshapes: (a) without bias tees and (b) with bias tees, for a pulse length of 50 µs. cerning the effect of bias tees on the accuracy of DIVA D210 results. In this experiment, pulsed IV measurements were performed for different pulse lengths on a TriQuint CLY-5 GaAs FET with and without the bias tees inserted between the ports of the DIVA and the ports of the device. The drain and gate of the device were connected to the RF + DC ports of the bias tees and the instrument ports were connected to the DC ports. An RL distortion in the pulsed IV waveform can be observed for the case when the bias tees are connected. Figure 6 shows the waveforms for a pulse length of 50 µs without and with bias tees. The point of departure from the quiescent voltage toward the voltage to be measured and the departure for the return occur 50 µs apart in both cases; however, the rise and fall times are lengthened due to RL distortion in the case where bias tees are used. The accuracy of the result remains unaffected as long as the first RL distortion does not extend into the region in which the measurement is made. However, as the pulse length is decreased beyond about 20 µs, distortion begins to be visible in the IV results. Figure 7 shows the pulsed IV results for pulse lengths of 1000 and 5 µs. For the 1000 µs curves, the results appear identical, while for a pulse length of 5 µs, the results are affected. From this experiment, it was determined that the lower inductor time constant of the two bias tees used is about 20 µs. This indicates that for pulsed IV measurements performed with a pulse length greater than 20 µs, the where R is the resistance seen by the inductor terminals, which is usually obtainable or known. To avoid oscillation due to device instability in transistor measurements, it is proposed that a bias tee be constructed or selected which has an inductive time constant less than the desired pulse length but that has a capacitive time constant less than the frequency of oscillation. By this method, the RF port of the bias tee can be terminated in an impedance that places the device in a stable region, and this impedance can be shown to the frequency of oscillation while pulsed IV measurements are successfully performed. Conclusions Examination of the waveforms used by a standard pulsed IV measurement system allows a user to become familiar with the methods and rationale behind pulsed IV measurements. The pulsed IV waveforms examined can provide the capability of isothermal and isodynamic transistor measurements for more accurate RF characterization. Bias tees can be used to allow pulsed IV measurements to be performed on transistors in some cases; however, a pulse length that is higher than the period of oscillation must be used. In addition, the pulse length must be greater than the inductor time constant of the bias tee. References 1. P. Ladbrooke and J. Bridge, The Importance of the Current-Voltage Characteristics of FETs, HEMTs and Bipolar Transistors in Contemporary Design, Microwave Journal, March 2002, pp. 106-120. 2. L. Dunleavy, W. Clausen, and T. Weller, Pulsed IV for Non-Linear Modeling, Microwave Journal, March 2003. 3. A. Platzker, A. Palevsky, S. Nash, W. Struble, Y. Tajima, Characterization of GaAs Devices by a Versatile Pulsed I-V Measurement System, 1990 IEEE MTT-S Digest, pp. 1137-1140. 4. Accent DIVA Models D210, D225, D225HBT, D265 Dynamic I(V) Analyzer, User Manual, Issue 1.0, (P/N 9DIVA-UM01), 2001. Accent Optical Technologies, 131 NW Hawthorne, Bend, OR 97701. 5. M. Odyniec and A. Cognata, Bias Oscillations in MMIC Measurements, Proceedings of the 38th ARFTG Conference, Winter 1991, pp. 120-128. 6. P. Winson, Master s Thesis: Characterization and Modeling of GaAs Schottky Barrier Diodes Using an 68 High Frequency Electronics

Without Bias Tees Pulse Length = 1000 µs Pulse Length = 5 µs With Bias Tees Integrated Pulsed I-V / Pulsed S- Parameter Test Set, University of South Florida, 1992. 7. J. Scott, J. Rathmell, A. Parker, and M. Sayed, Pulsed Device Measurements and Applications, IEEE Transactions on Microwave Theory and Techniques, Vol. 44, No. 12, December 1996, pp. 2718-2723. 8. P. Abernathy, Master s Thesis: A Systematic Nonlinear Device Modeling Procedure for Large-Signal MESFET Applications, University of South Florida, 1994. Figure 7 DIVA pulsed IV results with and without bias tees at pulse lengths of 1000 and 5 µs. Author Information Charles P. Baylis II, Lawrence P. Dunleavy are professors at the Center for Wireless and Microwave Information Systems (WAMI), Department of Electrical Engineering, University of South Florida. Dunleavy is also associated with Modelithics, Inc. He can be reached at ldunleavy@modelithics.com Note: A version of this article was presented as a paper at the IEEE Electron Devices for Microwave and Optoelectronic Applications (EDMO) conference in November 2003.