Instrument Controllers

Similar documents
Large-Signal S-Parameter Simulation

Large-Signal S-Parameter Simulation

Gain Compression Simulation

TD-SCDMA DesignGuide May 2003

Advanced Test Equipment Rentals ATEC (2832)

InfiniiMax Spice Models for the N5381A and N5382A Probe Heads

TD-SCDMA DesignGuide May 2007

Ultra-Wideband DesignGuide

Agilent N2902A 9000 Series Oscilloscope Rack Mount Kit

Agilent N7509A Waveform Generation Toolbox Application Program

Agilent 2-Port and 4-Port PNA-X Network Analyzer. N5241A - 10 MHz to 13.5 GHz N5242A - 10 MHz to 26.5 GHz Data Sheet and Technical Specifications

THE JFET. Script. Discuss the JFET and how it differs from the BJT. Describe the basic structure of n-channel and p -channel JFETs

Agilent 2-Port and 4-Port PNA-X Network Analyzer

34134A AC/DC DMM Current Probe. User s Guide. Publication number April 2009

Prelab 6: Biasing Circuitry

University of Michigan EECS 311: Electronic Circuits Fall 2008 LAB 4 SINGLE STAGE AMPLIFIER

Pulsed IV analysis. Performing and Analyzing Pulsed Current-Voltage Measurements PULSED MEASUREMENTS. methods used for pulsed

Agilent Technologies 355C, D, E, F VHF Attenuators. Operating and Service Manual

Experiment No. 9 DESIGN AND CHARACTERISTICS OF COMMON BASE AND COMMON COLLECTOR AMPLIFIERS

Agilent ParBERT Measurement Software. Fast Eye Mask Measurement User Guide

Keysight 2-Port and 4-Port PNA-X Network Analyzer

E2621A and E2622A Probe Adapters for Infiniium Oscilloscopes. User s Guide. Publication number E September 2002

Experiment 9- Single Stage Amplifiers with Passive Loads - MOS

2. SINGLE STAGE BIPOLAR JUNCTION TRANSISTOR (BJT) AMPLIFIERS

Pin Tool. Assembly Guide. For Research Use Only. Not for use in diagnostic procedures. Original Instructions

5.25Chapter V Problem Set

ICL MHz, Four Quadrant Analog Multiplier. Features. Ordering Information. Pinout. Functional Diagram. September 1998 File Number 2863.

4 Transistors. 4.1 IV Relations

UNIVERSITY OF NORTH CAROLINA AT CHARLOTTE Department of Electrical and Computer Engineering

Insulated Gate Bipolar Transistor (Trench IGBT), 80 A

Insulated Gate Bipolar Transistor Trench PT IGBT, 600 V, 250 A

Insulated Gate Bipolar Transistor (Ultrafast IGBT), 100 A

Insulated Gate Bipolar Transistor (Ultrafast IGBT), 90 A

Amplitude Modulation Methods and Circuits

Phy 335, Unit 4 Transistors and transistor circuits (part one)

Keysight 2-Port and 4-Port Broadband Network Analyzer

Insulated Gate Bipolar Transistor (Ultrafast IGBT), 75 A

Keysight Noise Sources: 346C and N4002A (All Serial Numbers) Instructions for Setting Bias Current

University of Michigan EECS 311: Electronic Circuits Fall 2009 LAB 2 NON IDEAL OPAMPS

Insulated Gate Bipolar Transistor (Trench IGBT), 180 A

EXPERIMENT 5 CURRENT AND VOLTAGE CHARACTERISTICS OF BJT

Electronics I. Last Time

CHARACTERIZATION OF OP-AMP

STGE200NB60S. N-channel 150A - 600V - ISOTOP Low drop PowerMESH IGBT. General features. Description. Internal schematic diagram.

N2792A and N2793A Differential Probes User s Guide

Insulated Gate Bipolar Transistor (Trench IGBT), 140 A

Agilent X-Series Signal Analyzer This manual provides documentation for the following X-Series Analyzer: CXA Signal Analyzer N9000A

E5382B Single-ended Flying Lead Probe Set (for analyzers with 90-pin pod connectors) User Guide

Document Name: Electronic Circuits Lab. Facebook: Twitter:

Insulated Gate Bipolar Transistor Ultralow V CE(on), 250 A

ECEN 325 Lab 7: Characterization and DC Biasing of the BJT

Insulated Gate Bipolar Transistor (Ultrafast IGBT), 90 A

Keysight 2-Port and 4-Port PNA-X Network Analyzer

T C = 25 C 400 T C = 80 C 300 A

The Design of 2.4GHz Bipolar Oscillator by Using the Method of Negative Resistance Cheng Sin Hang Tony Sept. 14, 2001

AA104-73/-73LF: 300 khz-2.5 GHz One-Bit Digital Attenuator

When you have completed this exercise, you will be able to determine the frequency response of an

"High Side Chopper" IGBT SOT-227 (Trench IGBT), 100 A

RYC91xx PWM Power Supply Controller

Agilent N2740A Education Training Kit for 1000 Series Oscilloscopes

STGB20NC60V, STGP20NC60V, STGW20NC60V

AA103-72/-72LF: 10 MHz GHz GaAs One-Bit Digital Attenuator (10 db LSB)

LAB EXERCISE 3 FET Amplifier Design and Linear Analysis

55:041 Electronic Circuits The University of Iowa Fall Exam 3. Question 1 Unless stated otherwise, each question below is 1 point.

Ultra Fast NPT - IGBT

Page 1 of 7. Power_AmpFal17 11/7/ :14

Field Effect Transistors

PA16 PA16A. Power Operational Amplifiers PA16 PA16A

N-channel 30 V, 2.5 mω typ., 120 A STripFET H6 Power MOSFET in a TO-220 package. Features. Description

Obsolete Product(s) - Obsolete Product(s)

Curve Tracer Laboratory Assistant Using the Analog Discovery Module as A Curve Tracer

Insulated Gate Bipolar Transistor (Trench IGBT), 175 A

Experiment 6: Biasing Circuitry

Homework Assignment 06

ECE 310L : LAB 9. Fall 2012 (Hay)

Direct-Conversion I-Q Modulator Simulation by Andy Howard, Applications Engineer Agilent EEsof EDA

Insulated Gate Bipolar Transistor (Ultrafast Speed IGBT), 100 A

Lab 5: FET circuits. 5.1 FET Characteristics

Keysight 2-Port and 4-Port PNA Network Analyzer N5221B 10 MHz to 13.5 GHz N5222B 10 MHz to 26.5 GHz

User Guide. Keysight N6850A Broadband Omnidirectional Antenna

1157A 2.5 GHz Active Probe

1156A 1.5 GHz Active Probe

Experiment 5 Single-Stage MOS Amplifiers

STGW40S120DF3, STGWA40S120DF3

Harmonic Balance Simulation

PREVIEW COPY. Amplifiers. Table of Contents. Introduction to Amplifiers...3. Single-Stage Amplifiers...19

Federal Urdu University of Arts, Science & Technology Islamabad Pakistan THIRD SEMESTER ELECTRONICS - II BASIC ELECTRICAL & ELECTRONICS LAB

Dual INT-A-PAK Low Profile Half Bridge (Standard Speed IGBT), 300 A

Agilent Technologies. E8257D/67D, E8663D PSG Signal Generators. Key Reference. Agilent Technologies

Insulated Gate Bipolar Transistor (Trench IGBT), 650 V, 120 A

Dual INT-A-PAK Low Profile 3-Level Half Bridge Inverter Stage, 300 A

Emergency lighting LED Voltage regulation SOT-89. Description. Order code Marking Package Packaging. 2STF SOT-89 Tape and reel

Dual INT-A-PAK Low Profile Half Bridge (Standard Speed IGBT), 400 A

Lecture (07) BJT Amplifiers 4 JFET (1)

Efficiently simulating a direct-conversion I-Q modulator

Agilent X-Series Signal Analyzer

FET, BJT, OpAmp Guide

AND8291/D. >85% Efficient 12 to 5 VDC Buck Converter

Symbol Parameter VRF151(MP) Unit V DSS Drain-Source Voltage 170 V I D Continuous Drain T C

Agilent Technologies 8494A/B, 8495A/B, and 8496A/B Attenuators. Operating and Service Manual

Transcription:

Instrument Controllers September 2002

Notice The information contained in this document is subject to change without notice. Agilent Technologies makes no warranty of any kind with regard to this material, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. Agilent Technologies shall not be liable for errors contained herein or for incidental or consequential damages in connection with the furnishing, performance, or use of this material. Warranty A copy of the specific warranty terms that apply to this software product is available upon request from your Agilent Technologies representative. Restricted Rights Legend Use, duplication or disclosure by the U. S. Government is subject to restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in Technical Data and Computer Software clause at DFARS 252.227-7013 for DoD agencies, and subparagraphs (c) (1) and (c) (2) of the Commercial Computer Software Restricted Rights clause at FAR 52.227-19 for other agencies. Agilent Technologies 395 Page Mill Road Palo Alto, CA 94304 U.S.A. Copyright 1998-2002, Agilent Technologies. All Rights Reserved. ii

Contents 1 Instrument Controllers ConvPulseResp (Convolution Pulse Response)... 1-2 ConvStepResp (Convolution Step Response)... 1-4 DC_BJT (Curve Tracer for BJT... 1-6 DC_FET (Curve Tracer for FET)... 1-7 LinearPulseResp (Pulse Response from Frequency Response)... 1-8 LinearStepResp (Linear Response from Frequency Response)... 1-10 SP_BJT (S-parameters vs. Bias for BJT)... 1-12 SP_Diff (Differential-Mode S-Parameters)... 1-14 SP_FET (S-parameters vs. Bias for FET)... 1-15 SP_NWA (Network Analyzer for S-parameters)... 1-17 SP_NWA_4Port (4-Port Network Analyzer)... 1-18 SP_NWA_4PortBias (4-Port Network Analyzer with Bias Sources)... 1-19 SP_NWA_4PortBiasLog (4-Port Network Analyzer with Bias, Log Sweep)... 1-21 SP_NWA_4PortLog (4-Port Network Analyzer, Log Sweep)... 1-23 SP_NWA_Log (Network Analyzer for S-parameters, Log Sweep)... 1-25 Index iii

iv

Chapter 1: Instrument Controllers This chapter describes the parameters for the instrument control components available in the Simulation - Instruments component library. These components are used in several of the simulation templates, which are accessed from the Schematic window by selecting Insert > Template. 1-1

Instrument Controllers ConvPulseResp (Convolution Pulse Response) Symbol Parameters start = start time for output data, ns stop = stop time for output data, ns step = step time for output data, ns trise = pulse rise time, ps (10 to 90%) period = pulse period, in ps high = high value of pulse, in fv, pv, nv, uv, mv, or V (default) low = low value of pulse, in fv, pv, nv, uv, mv, or V (default) Z0 = impedance of transmit and receive ports 1-2

Notes 1. A template using this item can be accessed by selecting Insert > Template > ConvPulseRespT from the Schematic window. 2. ConvPulseResp emulates an instrument for measuring the reflection and transmission of a network. The test signal is a pulse waveform, whose characteristics you specify. There is one source port, and five receive ports. The source port is also used to measure the reflected signal. The simulation is carried out in the time domain, and if distributed elements are present in the network being simulated, the convolution simulator will be used. The example, RF_Board/TDRcrosstalk_prj shows this component applied. 3. This is a simulation component. No other simulation or control components are needed. 1-3

Instrument Controllers ConvStepResp (Convolution Step Response) Symbol Parameters start = start time for output data, ns stop = stop time for output data, ns step = step time for output data, ps trise = step rise time, ps (10 to 90%) period = pulse period, in ps Z0 = impedance of transmit and receive ports Reference_Line_delay = Reference line time delay. This is the time delay of an ideal transmission line internal to the instrument. It just delays the test signal coming out of the Src port magnitude = step amplitude at transmit port Notes 1. A template using this item can be accessed by selecting Insert > Template > ConvStepT from the Schematic window. 2. ConvStepResp emulates an instrument for measuring the reflection and transmission of a network. The test signal is a step waveform, whose characteristics you specify. There is one source port, and five receive ports. The source port is also used to measure the reflected signal. The simulation is 1-4

carried out in the time domain, and if distributed elements are present in the network being simulated, the convolution simulator will be used. The example, RF_Board/TDRcrosstalk_prj shows this component applied. 3. This is a simulation component. No other simulation or control components are needed. 1-5

Instrument Controllers DC_BJT (Curve Tracer for BJT Symbol Parameters IBB_start = initial base current, in ua IBB_stop = last base current, in ua IBB_points = number of base current values VCE_start = initial collector emitter voltage VCE_stop = last collector emitter voltage VCE_points = number of collector-emitter values Notes 1. A template using this item can be accessed by selecting Insert > Template > DC_BJT_T from the Schematic window. 2. DC_BJT is a DC curve-tracer with a swept voltage source for the collector bias and a swept current source for the base bias. 3. This is a simulation component. No other simulation or control components are needed. 1-6

DC_FET (Curve Tracer for FET) Symbol Parameters VGS_start = initial gate voltage VGS_stop = last gate voltage VGS_points = number of gate current values VDS_start = initial drain-source voltage VDS_stop = last drain-source voltage VDS_points = number of drain-source values Notes 1. A template using this item can be accessed by selecting Insert > Template > DC_FET_T from the Schematic window. 2. DC_FET is a DC curve-tracer with two swept voltage sources, one for the gate bias and the other for the drain bias. 3. This is a simulation component. No other simulation or control components are needed. 1-7

Instrument Controllers LinearPulseResp (Pulse Response from Frequency Response) Symbol Parameters start = start time for output data, ns stop = stop time for output data, ns step = step time for output data, ns trise = pulse rise time, ps (10 to 90%) period = pulse period, in ps high = high value of pulse, in fv, pv, nv, uv, mv, or V (default) low = low value of pulse, in fv, pv, nv, uv, mv, or V (default) Z0 = impedance of transmit and receive ports Notes 1. A template using this item can be accessed by selecting Insert > Template > LinearPulseRespT from the Schematic window. 2. LinearPulseResp emulates an instrument for measuring the reflection and transmission of a network. The test signal is a pulse waveform, whose characteristics you specify. There is one source port, and five receive ports. The source port is also used to measure the reflected signal. The simulation is carried out in the frequency domain, and the frequency-domain data is 1-8

post-processed via the ts() function to get time-domain responses. If any nonlinear elements are included in the network being simulated, they will be modeled as linear elements, linearized around their bias points. The example, RF_Board/TDRcrosstalk_prj shows this component applied. 3. This is a simulation component. No other simulation or control components are needed. 1-9

Instrument Controllers LinearStepResp (Linear Response from Frequency Response) Symbol Parameters start = start time for output data, ns stop = stop time for output data, ns step = step time, ps trise = step rise time, ps (10 to 90%) Z0 = impedance of transmit and receive ports Reference_Line_delay = Reference line time delay magnitude = step amplitude at transmit port Notes 1. A template using this item can be accessed by selecting Insert > Template > LinearStepRespT from the Schematic window. 2. LinearStepResp emulates an instrument for measuring the reflection and transmission of a network. The test signal is a step waveform, whose characteristics you specify. There is one source port, and five receive ports. The source port is also used to measure the reflected signal. The simulation is carried out in the frequency domain, and the frequency-domain data is post-processed via the ts() function to get time-domain responses. If any nonlinear elements are included in the network being simulated, they will be 1-10

modeled as linear elements, linearized around their bias points. The example, RF_Board/TDRcrosstalk_prj shows this component applied. 3. This is a simulation component. No other simulation or control components are needed. 1-11

Instrument Controllers SP_BJT (S-parameters vs. Bias for BJT) Symbol Parameters IBB_start = initial base current, in ua IBB_stop = last base current, in ua IBB_points = number of base current values VCE_start = initial collector emitter voltage VCE_stop = last collector emitter voltage VCE_points = number of collector-emitter values AnalysisFreq = Single S-parameter analysis frequency, in GHz Port1Z = port 1 port impedance (complex) Port 2Z = port 1 port impedance (complex) Notes 1. A template using this item can be accessed by selecting Insert > Template > SP_BJT_T from the Schematic window. 2. SP_BJT sets up an S-parameter analysis at one frequency with swept current and swept voltage for the base and collector biases, respectively. This 1-12

component helps select an operating point for desired gain. Connect it to a bipolar junction transistor, as indicated in the schematic symbol. 3. This is a simulation component. No other simulation or control components are needed. 1-13

Instrument Controllers SP_Diff (Differential-Mode S-Parameters) Symbol Parameters Start = start frequency in Hz, KHz, GHz, or MHz (default) Start = stop frequency in Hz, KHz, GHz, or MHz (default) NumPoints = number of points in a linear sweep Z1 = port 1 port impedance (complex) Z2 = port2 port impedance (complex) Notes 1. A template using this item can be accessed by selecting Insert > Template > SP_DiffT from the Schematic window. 2. SP_Diff sets up a swept-frequency S-parameter analysis. Ports 1 and 2 of the Network Analyzer are ungrounded, so the S-parameters of differential networks can be simulated without using baluns. 3. This is a simulation component. No other simulation or control components are needed. 1-14

SP_FET (S-parameters vs. Bias for FET) Symbol Parameters VGS_start = initial gate-source voltage VGS_stop = last gate-source voltage VGS_points = number of gate-source current values VDS_start = initial drain-source voltage VDS_stop = last drain-source voltage VDS_points = number of drain-source voltage values AnalysisFreq = single S-parameter analysis frequency Port1Z = port 1 port impedance (complex) Port2Z = port2 port impedance (complex) Notes 1. A template using this item can be accessed by selecting Insert > Template > SP_FET_T from the Schematic window. 1-15

Instrument Controllers 2. SP_FET sets up an S-parameter analysis at one frequency with two swept voltage, one each for the for the gate and drain bias. This component helps select an operating point for desired gain. Connect it to a field effect transistor, as indicated in the schematic symbol. 3. This is a simulation component. No other simulation or control components are needed. 1-16

SP_NWA (Network Analyzer for S-parameters) Symbol Parameters Start = start frequency in Ghz Start = stop frequency in GHz NumPoints = number of frequency points Vbias1 = port 1 bias voltage Vbias2 = port 1 bias voltage Port1Z = port 1 port impedance (complex) Port2Z = port2 port impedance (complex) Notes 1. A template using this item can be accessed by selecting Insert > Template > SP_NWA_T from the Schematic window. 2. SP_NWA emulates a two-port S-parameter network analyzer. each port has a separate ideal bias tee to allow a device to be biased directly from this component. 3. This is a simulation component. No other simulation or control components are needed. 1-17

Instrument Controllers SP_NWA_4Port (4-Port Network Analyzer) Symbol Parameters Start = start frequency in Ghz Start = stop frequency in GHz NumPoints = number of frequency points Port1Z = port 1 port impedance (complex) Port2Z = port2 port impedance (complex) Port3Z = port2 port impedance (complex) Port4Z = port2 port impedance (complex) Notes 1. A template using this item can be accessed by selecting Insert > Template > SP_NWA_4PortT from the Schematic window. 2. SP_NWA_4Port simulates a four-port S-parameter network analyzer. The extra ports are useful for testing multi-port devices and for optimizing the 2-port devices side by side. Each port has a separate ideal bias tee to allow a device to be biased directly from this component. 3. This is a simulation component. No other simulation or control components are needed. 1-18

SP_NWA_4PortBias (4-Port Network Analyzer with Bias Sources) Symbol Parameters Start = start frequency in GHz Start = stop frequency in GHz NumPoints = number of frequency points V_DC1 = port 1 bias voltage V_DC2 = port 2 bias voltage V_DC3 = port 3 bias voltage V_DC4 = port 4 bias voltage Port1Z = port 1 port impedance (complex) Port2Z = port2 port impedance (complex) Port3Z = port2 port impedance (complex) Port4Z = port2 port impedance (complex) 1-19

Instrument Controllers Notes 1. A template using this item can be accessed by selecting Insert > Template > SP_NWA_4Port_BiasT from the Schematic window. 2. SP_NWA_4Port_Bias simulates a four-port S-parameter network analyzer. The extra ports are useful for testing multi-port devices and for optimizing the 2-port devices side by side. Each port has a separate ideal bias tee to allow a device to be biased directly from this component. 3. This component is identical to the SP_NWA_4Port, except that it has ideal bias tees at each port. 4. This is a simulation component. No other simulation or control components are needed. 1-20

SP_NWA_4PortBiasLog (4-Port Network Analyzer with Bias, Log Sweep) Symbol Parameters Start = start frequency in GHz Start = stop frequency in GHz PointsperDec = number of frequency points per decade V_DC1 = port 1 bias voltage V_DC2 = port 2 bias voltage V_DC3 = port 3 bias voltage V_DC4 = port 4 bias voltage Port1Z = port 1 port impedance (complex) Port2Z = port2 port impedance (complex) Port3Z = port2 port impedance (complex) Port4Z = port2 port impedance (complex) 1-21

Instrument Controllers Notes 1. A template using this item can be accessed by selecting Insert > Template > SP_NWA_4Port_BiasLogT from the Schematic window. 2. SP_NWA_4Port_BiasLog is identical to the SP_NWA_4Port_Bias, except that it has ideal bias tees at each port. 3. This is a simulation component. No other simulation or control components are needed. 1-22

SP_NWA_4PortLog (4-Port Network Analyzer, Log Sweep) Symbol Parameters Start = start frequency in khz Start = stop frequency in GHz PointsPerDec = frequency points per decade Port1Z = port 1 port impedance (complex) Port2Z = port2 port impedance (complex) Port3Z = port2 port impedance (complex) Port4Z = port2 port impedance (complex) Notes 1. A template using this item can be accessed by selecting Insert > Template > SP_NWA_4PortLogT from the Schematic window. 2. SP_NWA_4Port_Log is identical to SP_NWA_4Port, except the frequency is swept logarithmically. It simulates a four-port S-parameter network analyzer. The extra ports are useful for testing multi-port devices and for optimizing the 2-port devices side by side. Each port has a separate ideal bias tee to allow a device to be biased directly from this component. 1-23

Instrument Controllers 3. This is a simulation component. No other simulation or control components are needed. 1-24

SP_NWA_Log (Network Analyzer for S-parameters, Log Sweep) Symbol Parameters Start = start frequency in khz Start = stop frequency in GHz PointsPerDec = frequency points per decade Vbias1 = port 1 bias voltage Vbias2 = port 1 bias voltage Port1Z = port 1 port impedance (complex) Port2Z = port2 port impedance (complex) Notes 1. A template using this item can be accessed by selecting Insert > Template > SP_NWA_LogT from the Schematic window. 2. SP_NWA_LOG is identical to SP_NWA except that frequency is swept logarithmically. It emulates a two-port S-parameter network analyzer. Each port has a separate ideal bias tee to allow a device to be biased directly from the component. 1-25

Instrument Controllers 3. This is a simulation component. No other simulation or control components are needed. 1-26

Index I instrument control items, 1-1 Index-1

Index-2