DESCRIPTION CLK1 CLK2 GND CLK1 CLK2 VDD CLK3 CLK4 VDD

Similar documents
Low-Power 2.25V to 3.63V DC to 150MHz 1:6 Fanout Buffer IC DESCRIPTION

DESCRIPTION CLKA1 CLKA2 CLKA3 CLKA4 CLKB1 CLKB2 CLKB3 CLKB4

Low-Power, 1.62V to 3.63V, 1MHz To 150MHz, 1:2 Fanout Buffer IC OE CLK1. DFN-6L (2.0 x 1.3 x 0.6mm) FIN CLK1

Low-Power, 1.62V to 3.63V, 1MHz to 150MHz, 1:3 Fanout Buffer IC CLK2 VDD CLK0 SOT23-6L

DESCRIPTION CLKOUT CLK2 CLK4 CLK1 VDD GND SOP-8L

PL600-27T CLK0 XIN/FIN 1. Xtal Osc CLK1 XOUT CLK2. Low Power 3 Output XO PIN ASSIGNMENT FEATURES DESCRIPTION CLK2 GND VDD FIN CLK0 SOT23-6L

Note: ^ Deno tes 60K Ω Pull-up resisto r. Phase Detector F VCO = F REF * (M/R) F OUT = F VCO / P

The PL is an advanced Spread Spectrum clock generator (SSCG), and a member of PicoPLL Programmable Clock family.

CLK1 GND. Phase Detector F VCO = F REF * (2 * M/R) VCO. P-Counter (14-bit) F OUT = F VCO / (2 * P) Programming Logic

19MHz to 800MHz Low Phase-Noise XO PIN CONFIGURATION

OE CLKC CLKT PL PL PL PL602-39

PL XIN CLK XOUT VCON. Xtal Osc. Varicap. Low Phase Noise VCXO (17MHz to 36MHz) PIN CONFIGURATION FEATURES DESCRIPTION BLOCK DIAGRAM

Phase Detector. Charge Pump. F out = F VCO / (4*P)

PL High Speed Translator Buffer to LVDS FEATURES PIN CONFIGURATION

Features. Applications. Micrel Inc Fortune Drive San Jose, CA USA tel +1 (408) fax + 1 (408)

Features. Micrel Inc Fortune Drive San Jose, CA USA tel +1 (408) fax + 1 (408)

Low Phase Noise, LVPECL VCXO (for 150MHz to 160MHz Fundamental Crystals) FEATURES. * Internal 60KΩ pull-up resistor

Phase Detector. Selectable / 1,/ 2,/4,/8. Selectable / 1,/2

Analog Frequency Multiplier

PL V-3.3V Low-Skew 1-4 Differential PECL Fanout Buffer

3.3V Zero Delay Buffer

19MHz to 250MHz Low Phase-Noise XO PAD CONFIGURATION

PL565-37/38 VCXO Family

PCS2P2309/D. 3.3V 1:9 Clock Buffer. Functional Description. Features. Block Diagram

ICS OSCILLATOR, MULTIPLIER, AND BUFFER WITH 8 OUTPUTS. Description. Features (all) Features (specific) DATASHEET

PCI-EXPRESS CLOCK SOURCE. Features

ICS542 CLOCK DIVIDER. Features. Description. Block Diagram DATASHEET. NOTE: EOL for non-green parts to occur on 5/13/10 per PDN U-09-01

PCS2I2309NZ. 3.3 V 1:9 Clock Buffer

ICS PCI-EXPRESS CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

ICS2510C. 3.3V Phase-Lock Loop Clock Driver. Integrated Circuit Systems, Inc. General Description. Pin Configuration.

ICS QUAD PLL CLOCK SYNTHESIZER. Description. Features. Block Diagram PRELIMINARY DATASHEET

100-MHz Pentium II Clock Synthesizer/Driver with Spread Spectrum for Mobile or Desktop PCs

MK2705 AUDIO CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

ICS553 LOW SKEW 1 TO 4 CLOCK BUFFER. Description. Features. Block Diagram DATASHEET

PI6C557-03AQ. PCIe 2.0 Clock Generator with 2 HCSL Outputs for Automotive Applications. Description. Features. Pin Configuration (16-Pin TSSOP)

MK1413 MPEG AUDIO CLOCK SOURCE. Features. Description. Block Diagram DATASHEET

ICS LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER. Description. Features. Block Diagram DATASHEET

(Prelim inary ) Analog Frequency Multiplier. Oscillator Amplifier

ICS LOW EMI CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET

2 TO 4 DIFFERENTIAL CLOCK MUX ICS Features

LOW PHASE NOISE CLOCK MULTIPLIER. Features

Features. Applications. Micrel Inc Fortune Drive San Jose, CA USA tel +1 (408) fax + 1 (408)

Features. Applications

PL560/ VCXO Family

Features. Applications

General Purpose Clock Synthesizer

ICS HDTV AUDIO/VIDEO CLOCK SOURCE. Features. Description. Block Diagram DATASHEET

PI6C557-03B. PCIe 3.0 Clock Generator with 2 HCSL Outputs. Features. Description. Pin Configuration (16-Pin TSSOP) Block Diagram

ICS NETWORKING AND PCI CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

ICS660 DIGITAL VIDEO CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

ICS LOW EMI CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET

3.3V Zero Delay Buffer

SM General Description. ClockWorks. Features. Applications. Block Diagram

ICS LOW EMI CLOCK GENERATOR. Features. Description. Block Diagram DATASHEET

MK LOW PHASE NOISE T1/E1 CLOCK GENERATOR. Features. Description. Block Diagram DATASHEET. Pullable Crystal

ICS LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER. Description. Features. Block Diagram DATASHEET

P2I2305NZ. 3.3V 1:5 Clock Buffer

MK SPREAD SPECTRUM MULTIPLIER CLOCK. Description. Features. Block Diagram DATASHEET

MK SPREAD SPECTRUM MULTIPLIER CLOCK. Description. Features. Block Diagram DATASHEET

SM Features. General Description. Applications. Block Diagram

3.3 VOLT COMMUNICATIONS CLOCK PLL MK Description. Features. Block Diagram DATASHEET

SM Features. General Description. Applications. Block Diagram. ClockWorks PCI-e Quad 100MHz Ultra-Low Jitter, HCSL Frequency Synthesizer

Low Power MEMS Jitter Attenuator

3.3V ZERO DELAY CLOCK BUFFER, SPREAD SPECTRUM COMPATIBLE

SY58608U. General Description. Features. Functional Block Diagram

LOW SKEW 1 TO 4 CLOCK BUFFER. Features

ICS571 LOW PHASE NOISE ZERO DELAY BUFFER. Description. Features. Block Diagram DATASHEET

PI6C49X0204A. Low Skew 1 TO 4 Clock Buffer. Features. Description. Block Diagram. Pin Assignment

Features. Applications. Markets

Features. Applications

PI6CL V/1.5V, 200MHz, 1:4 Networking Clock Buffer. Features. Description. Pin Description

PCS3P73U00/D. USB 2.0 Peak EMI reduction IC. General Features. Application. Product Description. Block Diagram

MK VCXO-BASED FRAME CLOCK FREQUENCY TRANSLATOR. Features. Description. Block Diagram DATASHEET. Pullable Crystal

ICS NETWORKING CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET

IDT9170B CLOCK SYNCHRONIZER AND MULTIPLIER. Description. Features. Block Diagram DATASHEET

High-accuracy EPROM Programmable Single-PLL Clock Generator

Features. EXTERNAL PULLABLE CRYSTAL (external loop filter) FREQUENCY MULTIPLYING PLL 2

ICS309 SERIAL PROGRAMMABLE TRIPLE PLL SS VERSACLOCK SYNTH. Description. Features. Block Diagram DATASHEET

MK74CB218 DUAL 1 TO 8 BUFFALO CLOCK DRIVER. Description. Features. Block Diagram DATASHEET. Family of IDT Parts

ICS LOW SKEW 2 INPUT MUX AND 1 TO 8 CLOCK BUFFER. Features. Description. Block Diagram INA INB SELA

SM ClockWorks 10-Gigabit Ethernet, MHz, Ultra-Low Jitter LVPECL Clock Frequency Synthesizer. General Description.

PRECISION 1:8 LVPECL FANOUT BUFFER WITH 2:1 RUNT PULSE ELIMINATOR INPUT MUX

SM Features. General Description. Applications. Block Diagram. ClockWorks GbE (125MHz) Ultra-Low Jitter, LVPECL Frequency Synthesizer

PCS3P73U00/D. USB 2.0 Peak EMI reduction IC. General Features. Applications. Product Description. Block Diagram

TRIPLE PLL FIELD PROG. SPREAD SPECTRUM CLOCK SYNTHESIZER. Features

Low-Jitter, 8kHz Reference Clock Synthesizer Outputs MHz

IDT5V60014 LOW PHASE NOISE ZERO DELAY BUFFER. Description. Features. Block Diagram DATASHEET

Features. Applications. Markets

P3P85R01A. 3.3V, 75 MHz to 200 MHz LVCMOS TIMING SAFE Peak EMI Reduction Device

PI6C PCI Express Clock. Product Features. Description. Block Diagram. Pin Configuration

ICS Low Skew Fan Out Buffers. Integrated Circuit Systems, Inc. General Description. Pin Configuration. Block Diagram. 28-Pin SSOP & TSSOP

ICS558A-02 LVHSTL TO CMOS CLOCK DIVIDER. Description. Features. Block Diagram DATASHEET

1:2 LVCMOS/LVTTL-to-LVCMOS/LVTTL Zero Delay Buffer for Audio

Features. Applications. Markets

ULTRA PRECISION 4 4 CML SWITCH WITH INTERNAL I/O TERMINATION

Features. Applications. Markets

3.3V/5V 2.5GHz PECL/ECL 1:4 FANOUT BUFFER WITH 2:1 INPUT MUX

Features. Applications. Markets

NOT RECOMMENDED FOR NEW DESIGNS

ICS CLOCK MULTIPLIER AND JITTER ATTENUATOR. Description. Features. Block Diagram DATASHEET

Transcription:

PL123-05N PL123-09N FEATURES Output fanout buffer for DC to 134MHz Output Options: o 1:5 output fanout with PL123-05 o 1:9 output fanout with PL123-09 Low power consumption for portable applications Low input-output delay Output-Output skew less than 250ps Low Additive Phase Jitter of 60fs RMS 2.5V to 3.3V, ±10% operation 1.8V ±10% operation up to 67MHz Operating temperature range from -40 C to 85 C Available in 16-Pin SOP (PL123-09) and 8-Pin SOP (PL123-05). Both are GREEN/RoHS packages. DESCRIPTION The PL123-05N and PL123-09N are a low-cost fanout buffers for distributing high-speed clocks with low output to output skew and preserving low noise properties. The fanout buffers accept an input from DC to 134MHz and provide 5 or 9 outputs of the same frequency. A typical PL123-09N application for driving SDRAM in PC systems would use eight outputs to drive two DIMMs, or four SO-DIMMs, with the remaining output used for driving an external fee d- back to a PLL. A typical PL123-05N application is to fanout a low noise CMOS clock oscillat or to 5 low noise CMOS clocks. These parts are not intended for 5V input-tolerant applications. BLOCK DIAGRAM AND PACKAGE PINOUT CLK1 REF CLK2 CLK3 CLK4 CLK5 REF CLK1 CLK2 1 8 2 7 3 6 4 5 SOP-8L CLK5 CLK4 CLK3 REF CLK1 CLK2 CLK3 CLK4 CLK5 CLK6 CLK7 CLK8 CLK9 REF CLK1 CLK2 CLK3 CLK4 1 16 2 15 3 14 4 13 5 12 6 11 7 10 8 9 SOP-16L CLK9 CLK8 CLK7 CLK6 CLK5 Micrel Inc. 2180 Fortune Drive San Jose, CA 95131 USA tel +1(408) 944-0800 fax +1(408) 474-1000 www.micrel.com Rev 03/15/12 Page 1

PIN DESCRIPTIONS PL123-09N Name SOP-16L PL123-05N SOP-8L Type Description REF 1 1 I Input reference frequency. CLK1 2 2 O Buffered clock output CLK2 3 3 O Buffered clock output 4, 8, 13 6 P connection 5, 9, 12 4 P connection CLK3 6 5 O Buffered clock output CLK4 7 7 O Buffered clock output CLK5 10 8 O Buffered clock output CLK6 11 - O Buffered clock output CLK7 14 - O Buffered clock output CLK8 15 - O Buffered clock output CLK9 16 - O Buffered clock output LAYOUT RECOMMENDATIONS The following guidelines are to assist you with a pe rformance optimized PCB design: Signal Integrity and Termination Considerations - Keep traces short! - Trace = Inductor. With a capacitive load this equals ringing! - Long trace = Transmission Line. Without proper termination this will cause reflections ( looks like ringing ). - Design long traces (> 1 inch) as striplines or microstrips with defined impedance. - Match trace at one side to avoid reflections bounc ing back and forth. Decoupling and Power Supply Considerations - Place decoupling capacitors as close as possible to the pin(s) to limit noise from the power supply - Addition of a ferrite bead in series with can help prevent noise from other board sources - Value of decoupling capacitor is frequency dependant. Typical values to use are 0.1 F for designs using frequencies < 50MHz and 0.01 F for designs using frequencies > 50MHz. Typical CMOS termination Place Series Resistor as close as possible to CMOS output CMOS Output Buffer To CMOS Input ( Typical buffer impedance 20 ohm) 50 ohm line Connect a 33 ohm series resistor at each of the output clocks to enhance the stability of the output signal Micrel Inc. 2180 Fortune Drive San Jose, CA 95131 USA tel +1(408) 944-0800 fax +1(408) 474-1000 www.micrel.com Rev 0 3/15/12 Page 2

ABSOLUTE MAXIMUM CONDITIONS Supply Voltage to Ground Potential... 0.5V to 4.6V DC Input Voltage... V SS 0.5V to 4.6V Storage Temperature... 65 C to 150 C Junction Temperature.. 150 C Static Discharge Voltage (per MIL-STD-883, Method 3015)..> 2000V OPERATING CONDITIONS Parameter Description Min. Max. Unit V DD Supply Voltage 1.62 3.63 V T A C L Commercial Operating Temperature (ambient temperature) 0 70 C Industrial Operating Temperature (ambient te mperature) -40 85 C Load Capacitance, below 100 MHz, V DD > 2.25V 30 pf Load Capacitance, above 100 MHz, V DD > 2.25V 10 pf Load Capacitance, below 67MHz, 1.62V < V DD < 2.25V 15 pf C IN Input Capacitance 7 pf REF, CLK[1:9] t PU Operating Frequency, Input=Output, V DD > 2.25V DC 134 MHz Operating Frequency, Input=Output, 1.62V < V DD < 2.25V DC 67 MHz Power-up time for all V DD s to reach minimum specified voltage (power ramps must be monotonic) 0.05 50 ms Micrel Inc. 2180 Fortune Drive San Jose, CA 95131 USA tel +1(408) 944-0800 fax +1(408) 474-1000 www.micrel.com Rev 0 3/15/12 Page 3

ELECTRICAL CHARACTERISTICS (Commercial and Industrial Temperature Devices) Parameter Description Test Conditions Min. Max. Unit V IL Input LOW Voltage [1] V DD > 2.25V 0.8 V V IH Input HIGH Voltage [1] V DD > 2.25V 2.0 V I IL Input LOW Current V IN = 0V 50 µa I IH Input HIGH Current V IN = V DD 100 µa V OL Output LOW Voltage [2] I OL = 8 ma, V DD > 2.97V 0.4 V V OH Output HIGH Voltage [2] I OH = 8 ma, V DD > 2.97V 2.4 V I DD Supply Current 66.67MHz with unloaded outputs 32 ma SWITCHING CHARACTERISTICS (Commercial and Industrial Temperature Devices) [3 ] Parameter Description Test Conditions Min. Typ. Max. Unit Duty Cycle [2] = t2 t1 t 3 Rise Time [2] Measured at 1.4V, V DD =3.3V, Input=50% 40 50 60 % Measured at V DD /2, Input = 50% 40 50 60 % 0.8V 2.0V, V DD =3.3V, 30pF Load 1.5 ns 10% 90%, V DD =2.5V, 15pF Load 2.5 ns 10% 90%, V DD =1.8V, 15pF Load 4.5 ns t 4 Fall Time [2] 2.0V 0.8V, V DD =3.3V, 30pF Load 1.5 ns 90% 10%, V DD =2.5V, 15pF Load 2.5 ns 90% 10%, V DD =1.8V, 15pF Load 4.5 ns t 5 Output to Output Skew [2] All outputs equally loaded 250 ps t 6 Propagation Delay, REF Rising Edge to CLKX Rising Edge [2] Measured at V DD /2 1 5 9.2 ns Notes: 1. REF input has a threshold voltage of V DD/2 2. Parameter is guaranteed by design and characterization. Not 100% tested in p roduction. 3. All parameters are specified with loaded ou tputs. Micrel Inc. 2180 Fortune Drive San Jose, CA 95131 USA tel +1(408) 944-0800 fax +1(408) 474-1000 www.micrel.com Rev 0 3/15/12 Page 4

Phase Noise (dbc/hz) NOISE CHARACTERISTICS (Commercial and Industrial Temperature Devices) Parameter Description Test Conditions Min. Typ. Max. Unit Additive Phase Jitter V DD=3.3V, Frequency=100MHz Offset=12KHz ~ 20MHz 60 fs PL123-09N Additive Phase Jitter: =3.3V, CLK=100MHz, Integration Range 12KHz to 20MHz: 0.059ps typical. REF Input PL123-09N Output -60-70 -80-90 -100-110 -120-130 -140-150 -160 10 100 1000 10000 100000 1000000 10000000 100000000 Offset Frequency (Hz) When a buffer is used to pass a signal then the buffer will add a little bit of its own noise. The phase noise on the output of the buffer will be a little bit more than the phase noise in the input signal. To quantify the noise addition in the buffer we compare the Phase Jitter numbers from the input and the output. The difference is called "Additive Phase Jitter". The formula for the Additive Phase Jitter is as follows: Additive Phase Jitter = (Output Phase Jitter) 2 - (Input Phase Jitter) 2 Micrel Inc. 2180 Fortune Drive San Jose, CA 95131 USA tel +1(408) 944-0800 fax +1(408) 474-1000 www.micrel.com Rev 0 3/15/12 Page 5

SWITCHING WAVEFORMS Duty Cycle Timing t1 t2 1.4V 1.4V All Outputs Rise/Fall Time 2.0V 2.0V 3.3V OUTPUT 0.8V 0.8V 0V t3 t4 Output-Output Skew OUTPUT 1.4V OUTPUT 1.4V t5 Input-Output Propagation Delay INPUT /2 OUTPUT /2 t6 TEST CIRCUIT 0.1 F OUTPUTS CLK C L O AD 0.1 F Micrel Inc. 2180 Fortune Drive San Jose, CA 95131 USA tel +1(408) 944-0800 fax +1(408) 474-1000 www.micrel.com Rev 0 3/15/12 Page 6

PACKAGE DRAWING (GREEN PACKAGE COMPLIANT) SOP-16L ( mm ) Symbol Min. Max. A 1.35 1.75 A1 0.10 0.25 B 0.33 0.51 C 0.19 0.25 D 9.80 10.00 E 3.80 4.00 H 5.80 6.20 L 0.40 1.27 e 1.27 BSC A1 D C E H A e B L SOP-8L (mm) Symbol Min. Max. A 1.35 1.75 A1 0.10 0.25 A2 1.25 1.50 B 0.33 0.53 C 0.19 0.27 D 4.80 5.00 E 3.80 4.00 H 5.80 6.20 L 0.40 0.89 e 1.27 BSC A1 D A2 A C E H e b L Micrel Inc. 2180 Fortune Drive San Jose, CA 95131 USA tel +1(408) 944-0800 fax +1(408) 474-1000 www.micrel.com Rev 0 3/15/12 Page 7

ORDERING INFORMATION For part ordering, please contact our Sales Department: 2180 Fortune Drive, San Jose, CA 95131, USA Tel: (408) 944-0800 Fax: (408) 474-1000 PART NUMBER The order number for this device is a combination of the fo llowing: Part number, Package type and Operating temperature range PL123-0xN X X - X Part Number None=Tubes R=Tape & Reel Package Type S=SOP Temperature Range C=Commercial (0 C to 70 C) I=Industrial (-40 C to 85 C) Part/Order Number Marking Package Option PL123-09NSC PL123-09NSC-R PL123-09NSI PL123-09NSI-R PL123-05NSC PL123-05NSC-R PL123-05NSI PL123-05NSI-R *Note: LLLLL designates lot number Green (Lead-Free) Package P12309N 16-Pin SOP Tube SC LLLLL 16-Pin SOP (Tape and Reel) P12309N 16-Pin SOP Tube SI LLLLL 16-Pin SOP (Tape and Reel) P12305N 8-Pin SOP Tube SC LLLLL 8-Pin SOP (Tape and Reel) P12305N 8-Pin SOP Tube SI LLLLL 8-Pin SOP (Tape and Reel) Micrel Inc., reserves the right to make changes in its products or specifications, or both at any time without notice. The in formation furnished by Micrel is believed to be accurate and reliable. However, Micrel makes no guarantee or warranty concerning the accuracy of said information and shall not be responsible for any loss or damage of whatever nature resulting from the use of, or reliance upon this product. LIFE SUPPORT POLICY: Micrel s products are not authorized for use as critical components in life support devices or systems without the express written approval of the President of Micrel Inc. Micrel Inc. 2180 Fortune Drive San Jose, CA 95131 USA tel +1(408) 944-0800 fax +1(408) 474-1000 www.micrel.com Rev 0 3/15/12 Page 8