Passive and Active DC Breakers in the Three Gorges-Changzhou HVDC Project

Similar documents
(CATALYST GROUP) B"sic Electric"l Engineering

Synchronous Machine Parameter Measurement

Synchronous Machine Parameter Measurement

Module 9. DC Machines. Version 2 EE IIT, Kharagpur

Understanding Basic Analog Ideal Op Amps

A Development of Earthing-Resistance-Estimation Instrument

(1) Non-linear system

A Novel Back EMF Zero Crossing Detection of Brushless DC Motor Based on PWM

Synchronous Generator Line Synchronization

The Discussion of this exercise covers the following points:

University of North Carolina-Charlotte Department of Electrical and Computer Engineering ECGR 4143/5195 Electrical Machinery Fall 2009

Soft switched DC-DC PWM Converters

MAXIMUM FLOWS IN FUZZY NETWORKS WITH FUNNEL-SHAPED NODES

Exercise 1-1. The Sine Wave EXERCISE OBJECTIVE DISCUSSION OUTLINE. Relationship between a rotating phasor and a sine wave DISCUSSION

Simulation of Transformer Based Z-Source Inverter to Obtain High Voltage Boost Ability

ABB STOTZ-KONTAKT. ABB i-bus EIB Current Module SM/S Intelligent Installation Systems. User Manual SM/S In = 16 A AC Un = 230 V AC

Three-Phase Synchronous Machines The synchronous machine can be used to operate as: 1. Synchronous motors 2. Synchronous generators (Alternator)

Experiment 3: The research of Thevenin theorem

Experiment 3: Non-Ideal Operational Amplifiers

Experiment 3: Non-Ideal Operational Amplifiers

Engineer-to-Engineer Note

5 I. T cu2. T use in modem computing systems, it is desirable to. A Comparison of Half-Bridge Resonant Converter Topologies

EET 438a Automatic Control Systems Technology Laboratory 5 Control of a Separately Excited DC Machine

Kirchhoff s Rules. Kirchhoff s Laws. Kirchhoff s Rules. Kirchhoff s Laws. Practice. Understanding SPH4UW. Kirchhoff s Voltage Rule (KVR):

Exponential-Hyperbolic Model for Actual Operating Conditions of Three Phase Arc Furnaces

MEASURE THE CHARACTERISTIC CURVES RELEVANT TO AN NPN TRANSISTOR

Nevery electronic device, since all the semiconductor

Discontinued AN6262N, AN6263N. (planed maintenance type, maintenance type, planed discontinued typed, discontinued type)

Compared to generators DC MOTORS. Back e.m.f. Back e.m.f. Example. Example. The construction of a d.c. motor is the same as a d.c. generator.

Fuzzy Logic Controller for Three Phase PWM AC-DC Converter

Example. Check that the Jacobian of the transformation to spherical coordinates is

Electronic Circuits I - Tutorial 03 Diode Applications I

CHAPTER 3 AMPLIFIER DESIGN TECHNIQUES

Section Thyristor converter driven DC motor drive

Lab 8. Speed Control of a D.C. motor. The Motor Drive

Design And Implementation Of Luo Converter For Electric Vehicle Applications

DESIGN OF CONTINUOUS LAG COMPENSATORS

Passive and Active Hybrid Integrated EMI Filters

Application Note. Differential Amplifier

& Y Connected resistors, Light emitting diode.

ARC DISCHARGE AND EROSION BEHAVIOR OF SILVER ELECTRIC CONTACTS BETWEEN STATIC GAP

This is a repository copy of Effect of power state on absorption cross section of personal computer components.

Wireless Power Transfer for Running EV Powering Using Multi-Parallel Segmented Rails

Investigation of Ground Frequency Characteristics

Lecture 20. Intro to line integrals. Dan Nichols MATH 233, Spring 2018 University of Massachusetts.

PB-735 HD DP. Industrial Line. Automatic punch and bind machine for books and calendars

Direct Current Circuits. Chapter Outline Electromotive Force 28.2 Resistors in Series and in Parallel 28.3 Kirchhoff s Rules 28.

The computer simulation of communication for PLC systems

Lecture 16: Four Quadrant operation of DC Drive (or) TYPE E Four Quadrant chopper Fed Drive: Operation

Postprint. This is the accepted version of a paper presented at IEEE PES General Meeting.

CHAPTER 2 LITERATURE STUDY

Engineering: Elec 3509 Electronics II Instructor: Prof. Calvin Plett,

DYE SOLUBILITY IN SUPERCRITICAL CARBON DIOXIDE FLUID

High Speed On-Chip Interconnects: Trade offs in Passive Termination

Multi-beam antennas in a broadband wireless access system

Direct AC Generation from Solar Cell Arrays

Alternating-Current Circuits

Interference Cancellation Method without Feedback Amount for Three Users Interference Channel

TUTORIAL Electric Machine Modeling

Modeling of Conduction and Switching Losses in Three-Phase Asymmetric Multi-Level Cascaded Inverter

Domination and Independence on Square Chessboard

Products no longer available

Section 2.2 PWM converter driven DC motor drives

Homework #1 due Monday at 6pm. White drop box in Student Lounge on the second floor of Cory. Tuesday labs cancelled next week

Network Theorems. Objectives 9.1 INTRODUCTION 9.2 SUPERPOSITION THEOREM

V O = a(v I - V B ) (EQ. 10) V B = V O Z 1 / (Z 1 + Z 2 ), I B = 0 (EQ. 11) V O = av I - az 1 V O / (Z 1 + Z 2 ) (EQ. 12)

Arc Furnace Modeling in ATP-EMTP

EE Controls Lab #2: Implementing State-Transition Logic on a PLC

Three-Phase NPC Inverter Using Three-Phase Coupled Inductor

Study on SLT calibration method of 2-port waveguide DUT

METHOD OF LOCATION USING SIGNALS OF UNKNOWN ORIGIN. Inventor: Brian L. Baskin

URL (IET Digital Library):

Open Access A Novel Parallel Current-sharing Control Method of Switch Power Supply

NEW METHOD FOR THE STATE EVALUATION OF THE ZERO-SEQUENCE SYSTEM

Joanna Towler, Roading Engineer, Professional Services, NZTA National Office Dave Bates, Operations Manager, NZTA National Office

POWER PANEL INSULATION TEST

REVIEW QUESTIONS. Figure For Review Question Figure For Review Question Figure For Review Question 10.2.

Polar Coordinates. July 30, 2014

Algorithms for Memory Hierarchies Lecture 14

2-5-2 Calibration of Dipole Antennas

2N6071A/B Series. Sensitive Gate Triacs. Silicon Bidirectional Thyristors TRIACS 4.0 A RMS, V

Design and Modeling of Substrate Integrated Waveguide based Antenna to Study the Effect of Different Dielectric Materials

Series AE W PFC INDUSTRIAL POWER SUPPLY

Design of Non-Uniformly Excited Linear Slot Arrays Fed by Coplanar Waveguide

Article Design and Experimental Study of a Current Transformer with a Stacked PCB Based on B-Dot

2N6071A/B Series. Silicon Bidirectional Thyristors TRIACS 4.0 A RMS, V

JUMO Wtrans B Programmable Head Transmitter with Radio Transmission

Carbon Composition Resistors

Substrate Integrated Evanescent Filters Employing Coaxial Stubs

2005 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media,

Dynamic Harmonic Modeling and Analysis of VSC-HVDC Systems

Geometric quantities for polar curves

ECE 274 Digital Logic. Digital Design. Datapath Components Shifters, Comparators, Counters, Multipliers Digital Design

Three-Phase High Frequency AC Conversion Circuit with Dual Mode PWM/PDM Control Strategy for High Power IH Applications

ON THE PROCESSING OF THE RECORDED DATA FOR THE SF6 CIRCUIT BREAKERS FROM THE TRANSFORMATION SUBSTATION 110/20/6kV CRAIOVA SOUTH

NEW ADAPTIVE ALGORITHM FOR DETECTING LOW- AND HIGH OHMIC FAULTS IN MESHED NETWORKS

Section 16.3 Double Integrals over General Regions

Math Circles Finite Automata Question Sheet 3 (Solutions)

COMPARISON OF THE EFFECT OF FILTER DESIGNS ON THE TOTAL HARMONIC DISTORTION IN THREE-PHASE STAND-ALONE PHOTOVOLTAIC SYSTEMS

Calculation of Off-Core Inductance in Dual-Circuit Model of Transformer

Transcription:

Pssive nd Active DC Brekers in the Three Gorges-Chngzhou HVDC Project Dg Andersson, Dr, nd Anders Henriksson, B.Sc.E.E, ABB, Sweden explined below) re Abstrct--A new type of DC breker, bsed on stndrd SF 6 AC circuit brekers with uxiliry circuits will now be used in the Three Gorges-Chngzhou HVDC Project insted of the old type bsed on oil-minimum brekers. To crete the current zero necessry for rc extinction, pssive uxiliry circuit is used for lower currents, nd n ctive circuit t higher currents. The pssive circuit comprises cpcitor in series with rector, nd prllel non-liner resistor, cross the breker; in the ctive circuit the cpcitor is prechrged nd inserted t suitble time. The pper describes theoreticl models nd testing of the new brekers, nd how they re implemented in relity. Index Terms--Bipolr trnsmission, DC Breker, GRTS, HVDC, Metllic return, MRTB, Multi-terminl schemes, NBGS,, SF6 breker, Trnsient nlysis. I. INTRODUCTION DC switches re used in bipolr HVDC schemes for different purposes: To reroute the DC current during reconfigurtion of the min circuit, nd to help extinguish fult currents. An importnt exmple is the Metllic Return Trnsfer Breker (MRTB), which is used for commutting the current from the ground pth to metl conductor, when there re restrictions on how long time DC current through the ground cn be llowed. Other exmples re Ground Return Trnsfer Switch (GRTS), Neutrl Bus Switch () nd Neutrl Bus Grounding Switch (NBGS), Fig. 1. Future pplictions my include DC switches on the high potentil side in multi-terminl schemes. The purpose of this pper is to show how the old type of DC switches bsed on oilminimum brekers is now replced by new type bsed on stndrd SF 6 brekers. II. COMMUTATION PRINCIPLE The principle is shown in Fig. 1. Before t =, the circuit breker CB is closed nd the totl current I is ssumed to be distributed by R 1 nd R s i 1 () nd i () = I i 1 () in stedy stte. To commutte the current i 1 () in brnch R1-L1 (e. g. ground return ) to brnch R-L (e. g. metllic return), CB is opened nd counter-voltge U is estblished (detils below). With the simplified ssumption tht I, U, L 1, L, R 1 nd R re constnt, n exponentil solution is obtined for i 1 (t) with time constnt τ = (L 1 + L )/(R 1 + R ), nd the commuttion time t k nd energy W to be bsorbed (in non-liner resistor, ( 1 i1 () ( R1 + R ) U) ( t + ) t U /( R ) t k = τ ln / (1) W = U i 1( ) k τ k 1 + R () In relity, inductnce nd resistnce re frequency dependent (especilly when the ground is involved), but if vlues for chrcteristic frequency re used, (1) nd () cn be useful for pproximte clcultions. CB + U - i1 i I R1 R Fig. 1. Commuttion of current from brnch R1-L1 to R-L by mens of counter-voltge U, principle. To minimise the commuttion time nd energy to be bsorbed, U must be high, but the rc voltge of circuit breker is not sufficient. Insted, the rc must be extinguished nd the voltge U determined by prllel non-liner resistor. The min difficulty with DC brekers is tht there re no nturl current zeros where n rc cn be extinguished s in conventionl AC breker. Insted, current zero must be creted. For long time, oil-minimum brekers with prllel circuit comprising sprk gp in series with cpcitor hve been used (Fig. ). Since oil-minimum brekers hve severl disdvntges, this type of breker is now being replced by stndrd SF 6 brekers. However, SF 6 brekers need different uxiliry circuit due to their lower rc voltge. Two types of uxiliry circuits re presently used, pssive nd ctive. III. PASSIVE DC CIRCUIT BREAKERS In the pssive circuit, cpcitor in series with n inductor is connected in prllel with the SF 6 circuit breker, Fig.. This circuit is under certin conditions unstble, nd n oscilltion strts to grow until current zeros re creted where the rc cn be extinguished. When the rc is extinguished, the cpcitor is rpidly chrged until the non-liner resistor tkes over the current nd limits the voltge to suitble vlue. The energy W () is deposited in the resistor. L1 L

Putting the rel nd imginry prts of Z(jω) equl to zero gives nturl frequency nd n instbility limit. As n exmple, if the rc chrcteristic is given by UI α = β ( resonble pproximtion t lower currents), the instbility limit is given by the well-known expression [1], [] U Fig.. Left: Oil-minimum breker with uxiliry circuit including sprk gp. Right: SF 6 breker with pssive uxiliry circuit, explined in text. A. Theoreticl Models nd Simultions It is well known tht the current through n electric rc with prllel cpcitnce (Fig. ) cn strt to oscillte if the rc chrcteristic hs negtive derivtive du/di (Fig. 3). This cn led to unintended current chopping in AC pplictions [1], [], but it cn lso be used to interrupt DC currents. Smll devitions from sttic point P1 (Fig. 3) cn be described by n equivlent circuit [1], Fig. 3, where lso the externl cpcitor nd inductor from Fig. re included. At high frequency the rc behves like resistor, which mens tht R = U/I. At low frequency, the sttic chrcteristic is pplicble, which mens tht R i must be selected so tht R i in prllel with R gives vlue corresponding to du/di (negtive in Fig. 3). Finlly, L is chosen to give time constnt θ corresponding to the time constnt of the rc. Fig. 3. Sttic rc chrcteristic (left), nd equivlent circuit for rc, together with n uxiliry circuit (right). For generl chrcteristic with n operting point where R = U/I nd du/di = U' it is concluded tht R = U ' R L i =θr /( R /( R U ') U ') Intuitively, the complete circuit in figure 3 should hve nturl frequency defined by its inductnce nd cpcitnce, nd if the totl resistnce is negtive t this frequency, the circuit should be unstble. If the circuit is opened t "/" nd Z(jω) clculted, it is found tht Z( jω ) = Z rc + j( ωl 1/( ωc)), where Z rc P1 U/I du/di Current I P = R R + jω L ) /( R + R + jωl ) (3) ( i i Z Circuit breker rc C Ri R L L I inst = ( αβθc /( θ αlc)) 1/( α + 1) which mens tht the circuit is unstble below this limit, nd stble bove. In the more generl cse, where the chrcteristic loclly is given by R nd U', numericl methods re needed to find the limit. In generl, the rc prmeters R, U' nd θ must be inferred from tests, nd θ is perhps the most difficult one to determine. However, if it is obvious tht circuit s in Fig. under test is close to the instbility limit, the rel prt of Z(jω) is close to zero, nd this simplifies the clcultion of θ. With such methods, the rc prmeters cn be determined for different rc lengths nd blst pressures in circuit breker. With model clibrted in this wy, further testing cn be mde more efficient. In the model, s in relity, the instbility limit will be time-dependent s the rc prmeters chnge with the rc length nd the blst pressure. This mens tht for constnt current, the circuit my first be stble, nd then become unstble t certin time when the breker opens. However, n instbility in the circuit in Fig. is of course not enough for successful interruption; the mplitude of the oscillting current must lso grow until current zero is creted in the circuit breker within n cceptble time. This growth cn be simulted (below), but it cn lso be clculted pproximtely by considering simple series resonnt circuit comprising n inductnce, cpcitnce nd resistnce. If this circuit hs the sme nturl frequency nd dmping (positive or negtive) versus time s the more complicted circuit in Fig. 3, n initil disturbnce i t time t when the circuit becomes unstble, will grow s i = t i exp( ( R ( τ ) / L ( τ)) dτ) (4) t where L nd R cn be determined from (3). Interruption will tke plce when i hs grown to the DC current through the breker. The model shows tht there is n optimum vlue for the inductnce in the circuit which gives the shortest interruption time from contct seprtion (provided tht the circuit becomes unstble t ll). Low inductnce gives lte instbility, nd thus long totl interruption time. When the inductnce is incresed, instbility sets in erlier until the circuit is unstble lredy t contct seprtion, which gives the shortest interruption time. However, when the inductnce is incresed further, the growth rte decreses (4), nd the interruption time becomes longer gin. Simultions hve lso been mde with blck-box model, [3]: dg / dt = ( G G)/θ () s where G s is the sttionry rc conductnce (Fig. 3), G the

ctul, momentry vlue of I/U, nd θ the time constnt of the rc. As is seen, under stedy stte conditions G = G s, but if G differs from G s, G will pproch G s t rte determined by the rc constnt. G s nd the time "constnt" θ re functions of rc length nd blst pressure (nd thus of time) nd hve been clibrted ginst tests. If () is coupled with the differentil eqution for the uxiliry circuit, Fig., the interruption process cn be simulted. An exmple is shown in Fig. 4, where successful interruption of 1.1 ka is simulted with n uxiliry circuit where C = 9 µf nd L = 3 µh. The mximum current tht could be interrupted with this breker ws. ka, indicting tht point P, where du/di =, Fig. 3, hd been reched, nd rc chrcteristics plotted from current nd voltge dt from ll tests supported this view. Interruption of higher currents with pssive circuit requires specilly modified breker chmber to move P in Fig. 3 to higher current. However, ABB Power System prefers to use stndrd, well-proven components, nd insted n ctive uxiliry circuit, described below, will be used for higher currents. 8 kvolt U_ARC 8 k/div Current (ka), Voltge (kv) -3. ka I_TB 1 k/div -4. 7 mm TRAVEL /div Voltge (kv) 9 1 11 1 13 Time (ms) -17 1.8 MP PRESS 4 k /div -. 3 3 4 4 6 6 ms/div ms Fig.. Exmple of test oscillogrm showing interruption of. ka. Arc (nd recovery) voltge U_ARC, rc current I_TB (with unintended low-frequency ripple from the feeding circuit), contct seprtion TRAVEL nd puffer pressure PRESS versus time. The recovery voltge is limited fter interruption to 34 kv by non-liner resistor. C. Comprison between clcultions nd tests. 1 1.. 3 Current (ka) Fig. 4. Exmple of simultion of n rc, using (), together with pssive uxiliry circuit. Voltge (thin) nd current (thick) versus time (top), nd the corresponding excursions from the sttic rc chrcteristic (bottom). B. Tests In prllel with the theoreticl investigtions, tests hve been done. The purpose hs been both to clibrte the models, nd to test the performnce limits of the different circuits. A stndrd, one-chmber, AC SF 6 puffer breker of type HPL 4 B1 ws tested with pssive circuit with different vlues of cpcitnce nd inductnce, nd the current ws vried to find the instbility nd interruption limit. The cpcitnce ws chosen to give high instbility limit nd n cceptble derivtive of the recovery voltge t n cceptble cost. When the inductnce ws vried, n optimum ws found which gve the shortest interruption time s in the model described bove. In these tests the totl inductnce in the uxiliry circuit ws mesured seprtely. The minimum inductnce without ny rector in the uxiliry circuit, i. e. the stry inductnce, ws determined to 3 µh in the test setup. An exmple of test oscillogrm is shown in Fig.. Current (A) 1 1.E+.E-6 1.E- 1.E-.E-.E- Cpcitnce (F) Unstble (test) Stble (test) 1 microh (clc.) microh (clc.) Fig. 6. Comprison between theoreticlly clculted instbility limit versus prllel cpcitnce with stry inductnce of 1 µh nd µh, nd test results. Theoreticl models nd simultions hve been compred with, nd supported the tests in severl wys. As check of self-consistency, the predicted instbility limit versus prllel cpcitnce hs been compred with test results, Fig. 6. The rc prmeters in the model hve first been determined from mesurements of current nd voltge before interruption in test series without rector in the uxiliry circuit. Then the

model hs been used to predict the instbility limit, ssuming smll (stry) inductnce. As is seen in Fig. 6, 1 µh gives limit tht is too low, wheres µh gives resonble greement with the tests (lter mesurements in similr test circuit gve stry inductnce of 3 µh). The simultions hve lso showed good greement with test results nd mde it possible to find limits with fewer tests thn otherwise would hve been possible. IV. ACTIVE DC CIRCUIT BREAKERS When the DC current is bove the instbility limit, n ctive circuit is needed to crete current zeros. Severl methods re possible, but the simplest one is to insert prechrged cpcitor into the uxiliry circuit, Fig. 7, when rc length nd blst pressure in the SF 6 breker re sufficient [4]. A stndrd, one-chmber, AC SF 6 puffer breker of type HPL 4 B1 ws tested with n ctive uxiliry circuit where the chrging voltge nd polrity were vried. Successful interruptions were chieved with both polrities up to ka; higher currents were not tested. An exmple is shown in Fig. 9. In generl, good greement ws found between the simultions nd the tests, s Fig. 8 nd Fig. 9 illustrte. V. DIELECTRIC TESTS In the tests with pssive nd ctive circuits (Fig. nd Fig. 9), the recovery voltge ws limited to 34 kv, which ws enough to successfully demonstrte the therml prt of the interruption nd prt of the dielectric recovery. However, in rel ppliction much higher voltge is needed (of the order of 1 kv for n MRTB). In the lbortory, such high recovery voltge cn only be obtined in synthetic circuit, where the relevnt DC current through the breker is interrupted, followed by relistic recovery voltge injected from seprte circuit. Such tests hve shown tht the breker cn withstnd t lest 16 kv fter hving interrupted 4 ka. Fig. 7. An SF 6 breker with n ctive uxiliry circuit with chrging device nd non-liner resistor. A. Simultions The sme clibrted blck-box model s for the pssive circuit, but with "switch" for insertion of the chrged cpcitor hs been used. An exmple is shown in Fig. 8, where interruption fils in the first two current zeros, but is successful in the third. Simultions with different chrging voltges nd different polrities hve been done. If the voltge is too low, interruption will s expected fil, but opposite polrity is no problem. Current (ka) 1 1 VI. COMMUTATION IN A REAL NETWORK Although simple equtions s (1) nd () cn give vluble informtion, the finl rting of the DC breker components in rel ppliction requires trnsient nlysis. The frequency dependence of the inductnce nd resistnce must be tken into ccount, especilly for the ground. The frequency rnge of interest here is from below.1hz up to tens of Hz. Since this rnge is below wht stndrd line models in commercil simultion progrms cn hndle, specil models hd to be developed. Dt for overhed lines nd erth resistivity gives, together with the Crson eqution for the equivlent current depth, series impednce nd shunt dmittnce mtrices for different frequencies. From these mtrices, pole nd ground mode impednces needed in the model cn be clculted. For the ground pth, model comprising series connected links, 14. 1 1. 16 - Time (ms) MRTB Fig. 8. Exmple of simultion of successful interruption of ka with n ctive circuit with C = 18 µf chrged to 1 kv nd L = 1 µh. 1) Tests 1 kvolt U_ARC 1 k/div GRTS NBGS NBGS I_TB 4 k/div -3-4 ka -11-1 7 71 7 73 74 1 ms/div ms Fig. 9. Exmple of test oscillogrm showing successful interruption of 4.9 ka with n ctive circuit with C = 17.7 µf chrged to kv nd L = 8 µh. Fig. 1. The commuttion circuit for the MRTB (before opening). ech contining number of prllel brnches of n inductnce nd resistnce in series, is used. Using specil softwre, the component vlues re selected so tht the frequency dependence of the impednces in the model

correspond to the impednces clculted bove. As n exmple, Fig. 1 shows cse where the current is to be commutted from ground to metllic return by the MRTB, nd Fig. 11 shows the corresponding EMTDC simultion model. DC breker Sttion 1 electrode line Link 1 of n Ground Link n of n Sttion electrode line X. REFERENCES [1] Rizk, F.A.-M.: "Interruption of smll inductive currents with ir-blst circuit-brekers". Thesis, Chlmers Institute of Technology, Gothenburg 1963 [] Andersson, Dg: "Current instbility nd chopping with rcs in series". IEEE Proceedings, Vol. 13, Pt. C, No. 4, July 198 [3] Kopplin, H.: Mthemtische Modelle des Schltlichtbogens". etz Archiv Bd. (198) H. 7 [4] EPRI EL-4138, Project 17-1, Finl Report July 198. "High-voltge DC Circuit Breker Experiment" (prepred by Westinghouse Electric Corportion, Pittsburgh, Pennsylvni) Id Metllic return Overhed line Fig. 11. EMTDC model used for simultion of the MRTB commuttion in the circuit shown in Fig. 1. VII. DESIGN OF DC SWITCHES In prcticl design, there re mny dditionl considertions of importnce. The uxiliry circuit must be plced on n insulted pltform, nd the ctive circuit lso needs chrging device, Fig. 1. Furthermore, for the MRTB nd the GRTS, the non-liner resistors must be rted for more thn one commuttion, nd the sequence control must be ble to reclose in time if the commuttion fils. VIII. DISCUSSION Since the present design ws developed nd tested with the Three Gorges-Chngzhou Project in mind, higher currents nd voltges were not tested; however, ll tests were successful, nd thus there is potentil for still higher performnce. Inspection fter mny tests lso showed very little wer of the breker chmber. Future pplictions my lso include the high-potentil side, possibly with multichmber brekers. Alterntive designs were of course considered, e. g. modified breker chmber for use with pssive circuit t higher currents, but such development is very costly nd it is questionble if ka cn be reched t ll, cf. [4]. Therefore, ABB prefers to use stndrd SF 6 brekers. Semiconductor lterntives were lso discussed, but t the present they re not competitive, lthough the sitution my chnge in the future. IX. CONCLUSION In the Three Gorges-Chngzhou HVDC Project, DC brekers re being constructed ccording to the principles described bove. The new DC brekers hve mny dvntges over the previous oil-minimum type, nd there is still potentil for further development. Fig. 1. Insulted pltform with ctive uxiliry circuit. Cpcitors nd nonliner resistors re clerly visible; smll rector cn be seen on the right corner. Chrging unit in the foreground on the floor. XI. BIOGRAPIHIES Dg Andersson ws born in 194, nd grduted from the Royl Institute of Technology in Stockholm, where he lter got doctor's degree in electron physics. His reserch experience includes plsm nd rc physics, nd he hs been visiting scientist t the Europen Spce Agency. His present field of ctivity t ABB Power Systems includes electromgnetic comptibility nd relted problems in connection with HVDC. Anders Henriksson ws born in 19, nd grduted from the Mälrdlen University in 1998 (B.Sc.E.E.). His employment experience includes UDDCOMB SWEDEN AB, non-destructive testing of min pressure vessels for nucler power plnts (1973-1981) nd ABB Power Systems, Project Qulity Mnger for severl HVDC projects (198 199), engineer t the Min Circuit Design Deprtment 1996. HVDC Project Technicl Mnger 1 -.