5V/3.3V HIGH-PERFORMANCE PHASE LOCKED LOOP

Similar documents
5V/3.3V TTL-TO-DIFFERENTIAL PECL TRANSLATOR

PROGRAMMABLE FREQUENCY SYNTHESIZER (25MHz to 400MHz)

DIFFERENTIAL ECL-to-TTL TRANSLATOR

5V/3.3V PROGRAMMABLE FREQUENCY SYNTHESIZER (25MHz to 400MHz)

NOT RECOMMENDED FOR NEW DESIGNS 4:1 DIFFERENTIAL MULTIPLEXER

LASER DIODE DRIVER WITH OUTPUT ENABLE

5V/3.3V DUAL DIFFERENTIAL 2:1 MULTIPLEXER

PL V-3.3V Low-Skew 1-4 Differential PECL Fanout Buffer

125MHz WRITE PROGRAMMABLE TIMING EDGE VERNIER

3.3V/5V 800MHz LVTTL/LVCMOS-to-DIFFERENTIAL LVPECL TRANSLATOR

3.3V/5V 2.5GHz PECL/ECL 1:4 FANOUT BUFFER WITH 2:1 INPUT MUX

1.25Gbps HIGH-SPEED LIMITING POST AMPLIFIER Not recommended for new designs

2.5Gbps HIGH-SPEED LIMITING POST AMPLIFIER Not recommended for new designs

NOT RECOMMENDED FOR NEW DESIGNS 5V/3.3V DIFFERENTIAL DATA AND CLOCK D FLIP-FLOP

3.3V/5V PECL/ECL 3GHz DUAL DIFFERENTIAL 2:1 MULTIPLEXER

3.3V LOW SKEW PLL-BASED CMOS CLOCK DRIVER (WITH 3-STATE)

Dual, 3 V, CMOS, LVDS High Speed Differential Driver ADN4663

Single, 3 V, CMOS, LVDS Differential Line Receiver ADN4662

Dual, 3 V, CMOS, LVDS Differential Line Receiver ADN4664

3.3V ZERO DELAY CLOCK BUFFER, SPREAD SPECTRUM COMPATIBLE

5V/3.3V DIFFERENTIAL RECEIVER

3.3V/5V 3GHz PECL/ECL 2:1 MULTIPLEXER

PO74G139A. Pin Configuration. Logic Block Diagram. Pin Description. 74 Series Noise Cancellation GHz Logic FEATURES: DESCRIPTION:

500MHz TTL/CMOS Potato Chip

IDT74FCT540AT/CT FAST CMOS OCTAL BUFFER/LINE DRIVER DESCRIPTION: FUNCTIONAL BLOCK DIAGRAM FEATURES:

5V/3.3V DIFFERENTIAL 2-INPUT XOR/XNOR

NOT RECOMMENDED FOR NEW DESIGNS

IDT74FCT257AT/CT/DT FAST CMOS QUAD 2-INPUT MULTIPLEXER

NOT RECOMMENDED FOR NEW DESIGNS LOW-POWER HEX ECL-to-TTL TRANSLATOR

PO54G14A, PO74G14A. Pin Configuration. 54, 74 Series Noise Cancellation GHz Logic FEATURES: DESCRIPTION: V CC 6A 6Y 5A 5Y 4A 4Y 1A 1Y 2A 2Y 3A 3Y GND

COAXIAL CABLE DRIVER

3.3V DIFFERENTIAL LVPECL-to-LVTTL TRANSLATOR

Low-Jitter 155MHz/622MHz Clock Generator

5V/3.3V D FLIP-FLOP WITH RESET AND DIFFERENTIAL CLOCK

NOT RECOMMENDED FOR NEW DESIGNS. 3.3V/5V 3GHz PECL/ECL 2:1 MULTIPLEXER

5V/3.3V 4-INPUT OR/NOR

3.3V/5V DUAL LVTTL/LVCMOS-to-DIFFERENTIAL LVPECL TRANSLATOR

3.3V ZERO DELAY CLOCK BUFFER

MC3487 QUADRUPLE DIFFERENTIAL LINE DRIVER

Features. Truth Table (1)

3.3V ZERO DELAY CLOCK MULTIPLIER

ICS LOW EMI CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET

3.3V 200MHz PRECISION SPREAD- SPECTRUM CLOCK SYNTHESIZER

IDT5V60014 LOW PHASE NOISE ZERO DELAY BUFFER. Description. Features. Block Diagram DATASHEET

Low-Jitter, Precision Clock Generator with Two Outputs

FAST CMOS BUFFER CLOCK/DRIVER

ICS663 PLL BUILDING BLOCK. Description. Features. Block Diagram DATASHEET

5V/3.3V, 3GHz PECL/LVPECL D FLIP-FLOP WITH SET AND RESET

5V/3.3V VARIABLE OUTPUT SWING DIFFERENTIAL RECEIVER

MARKING DIAGRAMS* ORDERING INFORMATION KPT23 ALYW SO 8 D SUFFIX CASE 751 TSSOP 8 DT SUFFIX CASE 948R KA23 ALYW

ICS663 PLL BUILDING BLOCK

MIC General Description. Features. Applications. Typical Application. 3A Low Voltage LDO Regulator with Dual Input Voltages

5-BIT REGISTERED TRANSCEIVER

PO74G2308A FEATURES: DESCRIPTION: Description. 700MHz TTL/CMOS Potato Chip. BUF_IN OUTPUT 1 to OUTPUT 8. Outputs. 1.2V - 3.6V 1:8 CMOS Clock Driver

5V/3.3V QUAD DIFFERENTIAL RECEIVER

Features. Applications. Markets

SY89871U. General Description. Features. Typical Performance. Applications

3.3V ZERO DELAY CLOCK MULTIPLIER

ECL/PECL Dual Differential 2:1 Multiplexer

ICS571 LOW PHASE NOISE ZERO DELAY BUFFER. Description. Features. Block Diagram DATASHEET

D FLIP-FLOP. SuperLite SY55852U FEATURES DESCRIPTION FUNCTIONAL BLOCK DIAGRAM APPLICATIONS

ICS507-01/02 PECL Clock Synthesizer

FAST CMOS BUFFER/CLOCK DRIVER

Features. Applications

SY58016L. Features. General Description. Applications. Package/Ordering Information. Pin Description

Features. Applications

MC3486 QUADRUPLE DIFFERENTIAL LINE RECEIVER WITH 3-STATE OUTPUTS

PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK

3.3V CMOS 1-TO-10 CLOCK DRIVER

ICS1561A. Differential Output PLL Clock Generator. Integrated Circuit Systems, Inc. Features. Description. Block Diagram

3 V, LVDS, Quad, CMOS Differential Line Driver ADN4665

Excellent Power Device Dual inverter driver for general purpose, Dual SOIC8

Single Output Clock Generator

IDT74FCT2374AT/CT FAST CMOS OCTAL D REGISTER (3-STATE)

NOT RECOMMENDED FOR NEW DESIGNS. Features. Applications. Markets

High Speed, 10 GHz Window Comparator HMC974LC3C

SY56216R. General Description. Features. Applications. Functional Block Diagram. Markets

PAH PACKAGE (TOP VIEW) AGND FBIN AGND A VCC GND 3Y1 2Y3

ICS1885. High-Performance Communications PHYceiver TM. Integrated Circuit Systems, Inc. General Description. Pin Configuration.

Features. Applications. Markets

FAST CMOS OCTAL LATCHED TRANSCEIVER

PCI-EXPRESS CLOCK SOURCE. Features

CLK_EN CLK_SEL. Q3 THIN QFN-EP** (4mm x 4mm) Maxim Integrated Products 1

3.3V CMOS 16-BIT BIDIRECTIONAL TRANSCEIVER

SY88992L. Features. General Description. Applications. Markets. Typical Application. 3.3V, 4.25Gbps VCSEL Driver

PT7C4511. PLL Clock Multiplier. Features. Description. Pin Configuration. Pin Description

ICS OSCILLATOR, MULTIPLIER, AND BUFFER WITH 8 OUTPUTS. Description. Features (all) Features (specific) DATASHEET

Programmable Low Voltage 1:10 LVDS Clock Driver ADN4670

QUICKSWITCH PRODUCTS HIGH-SPEED CMOS QUICKSWITCH DUAL 4:1 MUX/DEMUX

NOT RECOMMENDED FOR NEW DESIGNS

ULTRA PRECISION 8:1 MUX WITH INTERNAL TERMINATION AND 1:2 CML FANOUT BUFFER

PO54G00A, PO74G00A. Pin Configuration. Pin Description. Logic Block Diagram. 54, 74 Series Noise Cancellation GHz Logic FEATURES: DESCRIPTION: V CC 1B

6GHz, 1:6 CML FANOUT BUFFER WITH 2:1 MUX INPUT AND INTERNAL I/O TERMINATION

NOT RECOMMENDED FOR NEW DESIGNS

ICS PLL BUILDING BLOCK

Features. Micrel Inc Fortune Drive San Jose, CA USA tel +1 (408) fax + 1 (408)

LOW SKEW TTL PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER

HIGH-PERFORMANCE CMOS BUS TRANSCEIVERS

SY89297U. General Description. Features. Applications. Markets. 2.5/3.3V, 3.2Gbps Precision CML Dual-Channel Programmable Delay

ADC-318, ADC-318A 8-Bit, 120MHz and 140MHz Full-Flash A/D Converter

Transcription:

5V/3.3V HIGH-PERFORMANCE PHASE LOCKED LOOP FINAL FEATURES 3.3V and 5V power supply options 1.12GHz maximum VCO frequency 30MHz to 560MHz reference input operating frequency External 2.0GHz VCO capability Low jitter differential design Frequency doubler mode PECL Differential output External loop filter optimizes performance/cost Available in 20-pin SOIC package APPLICATIONS Workstations Advanced communications High-performance computing PIN CONFIGURATION S1 1 20 S2 DESCRIPTION The is a digital Phase Locked Loop based on -Synergy's differential PLL technology. It is capable of operating in the 30MHz to 560MHz reference input frequency range, and up to 2000MHz with the HFIN input and an external VCO. Use of a phase-frequency detector results in excellent PLL locking and tracking characteristics. Error correction voltages are generated by the detector if either phase or frequency deviations occur. The VCO has a frequency range covering more than a 2:1 ratio from 480MHz to 1120MHz. Feedback for the loop is realized by connecting, to FIN, FIN by means of external circuitry. This allows the flexibility of inserting additional circuitry off-chip in the feedback paths, such as an additional divider and/or buffer. Pulldown resistors are required for the and pins. High frequency inputs HFIN, HFIN and corresponding outputs H, H are featured for use with external components such as an active loop filter and a high frequency VCO. Select pins S1 and S2 are used to program the N divider for optimum VCO operation, in other words with the VCO in the center of its range. Select pin S3 allows bypassing the N divider enabling the PLL to output the VCO directly. Select pin S4 is used to select off-chip or on-chip VCO. Select pin S5 enables the divide-by-two prescaler, which is useful in frequency doubling applications. All Select pins are TTL compatible. FIN 2 19 RIN FIN 3 18 RIN VEE 4 17 S3 F1 F2 5 6 TOP VIEW SOIC Z20-1 16 15 VCC S5 7 14 HFIN 8 13 VCCO HFIN 9 12 H S4 10 11 H 1 Rev.: F Amendment: /0 Issue Date: May 2000

BLOCK DIAGRAM F1 F2 RIN RIN D PHASE-FREQUENCY DETECTOR LOOP FILTER VCO 2 HFIN HFIN FIN FIN P (1, 2) S4 0 1 MUX S5 H N (1,2,4,8,10,12,16,20) S1 S2 S3 H LOOP FILTER COMPONENT SELECTION R C F1 F2 C = 1.0µF ±10% (X7R dielectric) R = 560Ω ±10% 2

PIN NAMES Pin Function I/O F1 Filter Pin 1 I/O F2 Filter Pin 2 I/O RIN Reference Input I RIN Inverted Reference Input I FIN Feedback Input I FIN Inverted Feeback Input I HFIN High Frequency Input I HFIN Inverted High Frequency Input I H High Frequency Output O H Inverted High Frequency Output O Frequency Output O Inverted Frequency Output O VCC VCC VCCO Output VCC VEE VEE (0V) S1 Select Input 1 (TTL) I S2 Select Input 2 (TTL) I S3 Select Input 3 (TTL) I S4 Select Input 4 (TTL) I S5 Select Input 5 (TTL) I PIN DESCRIPTION RIN, RIN Reference frequency inputs. These are differential signal pairs and may be driven differentially or single-ended. FIN, FIN Feedback frequency inputs. These are a differential signal pair and may be driven differentially or single-ended. HFIN, HFIN High frequency feedback inputs. These are a differential signal pair. Differential drive is recommended. F1, F2 These pins are connection points for the loop filter, which is to be provided off-chip. F1 is the high impedance side, F2 is the reference side. The loop filter should be a first order, low pass with a DC block. The difference voltage on these pins will be a dc level, which is controlled by the loop feedback and determined by the required VCO frequency., Frequency outputs for the loops. These are differential, positive referenced, emitter-follower signals and must be terminated off chip. Termination in 50 ohms is recommended. H, H High frequency output. These are a differential signal pair. Termination in 50 ohms is recommended. S1, S2, S3, S4, S5 These are the frequency select inputs, and are used to configure the PLL. They are compatible with standard TTL signal levels. See the Frequency Selection Table for details of the logic. VCC This is the positive supply for the chip. It should be decoupled and should present a very low impedance in order to assure low-jitter operation. VCCO This is the positive supply for the output buffer. It is constrained to be equal to or less than the value of VCC. It should be decoupled and should present a very low impedance for lowjitter. VEE This pin is the negative supply for the chip and is normally connected to ground (0V). 3

FREQUENCY SELECTION TABLE H S4 S3 S2 S1 N Freq. Range MHz Freq. Range MHz 0 0 0 0 2 240 560 480 1120 0 0 0 1 4 120 280 480 1120 0 0 1 0 8 60 140 480 1120 0 0 1 1 16 30 70 480 1120 0 1 0 0 1 480 1120 480 1120 0 1 0 1 10 48 112 480 1120 0 1 1 0 12 40 93.3 480 1120 0 1 1 1 20 20 56 480 1120 1 0 0 0 2 HFIN divide by 4 HFIN divide by 2 1 0 0 1 4 HFIN divide by 8 HFIN divide by 2 1 0 1 0 8 HFIN divide by 16 HFIN divide by 2 1 0 1 1 16 HFIN divide by 32 HFIN divide by 2 1 1 0 0 1 HFIN divide by 2 HFIN divide by 2 1 1 0 1 10 HFIN divide by 20 HFIN divide by 2 1 1 1 0 12 HFIN divide by 24 HFIN divide by 2 1 1 1 1 20 HFIN divide by 40 HFIN divide by 2 Maximum Feedback S5 Divide-by-P Frequency (MHz) 0 P = 1 560 1 P = 2 1120 ABSOLUTE MAXIMUM RATINGS (1) Symbol Parameter Value Unit VCC Power Supply Voltage 0.5 to +7.0 V VI TTL Input Voltage (2) 0.5 to 6.0 V II TTL Input Current (2) 30 to +5.0 ma IOUT ECL Output Current ma Continuous 50 Surge 100 Tstore Storage Temperature 65 to +150 C TA Operating Temperature Range (3) 0 to +85 C NOTES: 1. Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to ABSOLUTE MAXIMUM RATING conditions for extended periods may affect device reliability. 2. Either voltage limit or current limit is sufficient to protect input. 3. All DC and AC electrical characteristics are specified over the operating termperature range. 4

5V DC ELECTRICAL CHARACTERISTICS VCC = VCCO = 5.0V ±5% VCC Power Supply Voltage 4.75 5.25 V VCC = VCCO ICC Power Supply Current (VCC) 100 ma ICCO Power Supply Current (VCCO) 28 ma PECL outputs are open 3.3V DC ELECTRICAL CHARACTERISTICS VCC = VCCO = 3.3V ±5% VCC Power Supply Voltage 3.135 3.465 V VCC = VCCO ICC Power Supply Current (VCC) 100 ma ICCO Power Supply Current (VCCO) 28 ma PECL outputs are open PECL DC ELECTRICAL CHARACTERISTICS VCC = VCCO = 3.3V or 5.0V ±5% VOH Output HIGH Voltage VCC 1.025 VCC 0.780 V VOL Output LOW Voltage VCC 1.810 VCC 1.520 V VIH Input HIGH Voltage VCC 1.165 VCC 0.780 V VIL Input LOW Voltage VCC 1.810 VCC 1.475 V TTL DC ELECTRICAL CHARACTERISTICS VCC = VCCO = 3.3V or 5.0V ±5% VIH Input HIGH Voltage 2.0 V VIL Input LOW Voltage 0.8 V IIH Input HIGH Current 20 µa VIN = 2.7V 100 VIN = VCC IIL Input LOW Current 0.3 ma VIN = 0.5V VIK Input Clamp Voltage 1.2 V IIN = 12mA 5

AC ELECTRICAL CHARACTERISTICS VCC = VCCO = 3.3V or 5.0V ±5% Τ Output Period Jitter 10 15 ps rms PPW Output Duty Cycle 45 50 55 % tr Output Rise/Fall Time 300 550 ps tf (20% to 80%) 300 550 RIN Reference Frequency Input 560 MHz FIN Feedback Frequency Input 560 MHz S5 = 0 1120 MHz S5 = 1 HFIN High Frequency Input 2000 MHz H High Frequency Output 1120 MHz Frequency Output 1120 MHz PRODUCT ORDERING CODE Odering Package Operating Code Type Range ZC Z20-1 Commercial ZCTR Z20-1 Commercial 6

20 LEAD SOIC.300" WIDE (Z20-1) Rev. 03 7

MICREL-SYNERGY 3250 SCOTT BOULEVARD SANTA CLARA CA 95054 USA TEL + 1 (408) 980-9191 FAX + 1 (408) 914-7878 WEB http://www.micrel.com This information is believed to be accurate and reliable, however no responsibility is assumed by for its use nor for any infringement of patents or other rights of third parties resulting from its use. No license is granted by implication or otherwise under any patent or patent right of Inc. 2000 Incorporated 8

Mouser Electronics Authorized Distributor Click to View Pricing, Inventory, Delivery & Lifecycle Information: Microchip: ZH ZH-TR