CASCADED SWITCHED-DIODE TOPOLOGY USING TWENTY FIVE LEVEL SINGLE PHASE INVERTER WITH MINIMUM NUMBER OF POWER ELECTRONIC COMPONENTS

Similar documents
A Novel Cascaded Multilevel Inverter Using A Single DC Source

A New Single-Phase Multilevel Inverter with Reduced Number of Switches for Solar Applications

New multilevel inverter topology with reduced number of switches

ISSN Vol.07,Issue.11, August-2015, Pages:

Three Phase 11-Level Single Switch Cascaded Multilevel Inverter

Low Order Harmonic Reduction of Three Phase Multilevel Inverter

A New Multilevel Inverter Topology of Reduced Components

Simulation and Experimental Results of 7-Level Inverter System

Modeling and Analysis of Novel Multilevel Inverter Topology with Minimum Number of Switching Components

International Journal Of Engineering And Computer Science ISSN: Volume 2 Issue 12 December, 2013 Page No Abstract

Reduction of Power Electronic Devices with a New Basic Unit for a Cascaded Multilevel Inverter fed Induction Motor

Simulation of Three Phase Cascaded H Bridge Inverter for Power Conditioning Using Solar Photovoltaic System

THE demand for high-voltage high-power inverters is

A New Multilevel Inverter Topology with Reduced Number of Power Switches

Phase Shift Modulation of a Single Dc Source Cascaded H-Bridge Multilevel Inverter for Capacitor Voltage Regulation with Equal Power Distribution

Power Quality Improvement Using Cascaded Multilevel Statcom with Dc Voltage Control

Design and Analysis of a Novel Multilevel Inverter Topology Suitable for Renewable Energy Sources Interfacing to AC Grid for High Power Applications

A New Transistor Clamped 5-Level H-Bridge Multilevel Inverter with voltage Boosting Capacity

SPECIFIC HARMONIC ELIMINATION SCHEME FOR NINELEVEL CASCADED H- BRIDGE INVERTER FED THREE PHASE INDUCTION MOTOR DRIVE

Harmonic Reduction in Induction Motor: Multilevel Inverter

Simulation of Cascade H-Bridge Multilevel Inverter With Equal DC Voltage Source

A Hybrid Cascaded Multilevel Inverter for Interfacing with Renewable Energy Resources

Literature Survey: Multilevel Voltage Source Inverter With Optimized Convention Of Bidirectional Switches

A Single Dc Source Based Cascaded H-Bridge 5- Level Inverter P. Iraianbu 1, M. Sivakumar 2,

Three Phase 15 Level Cascaded H-Bridges Multilevel Inverter for Motor Drives

THREE PHASE SEVENTEEN LEVEL SINGLE SWITCH CASCADED MULTILEVEL INVERTER FED INDUCTION MOTOR

A Novel Multilevel Inverter Employing Additive and Subtractive Topology

Power Quality Improvement Using Cascaded Multilevel Statcom with Dc Voltage Control

International Journal of Science Engineering and Advance Technology, IJSEAT, Vol. 5, Issue 1

A Series-Connected Multilevel Inverter Topology for Squirrel-Cage Induction Motor Drive

Reduced PWM Harmonic Distortion for a New Topology of Multilevel Inverters

Enhanced Performance of Multilevel Inverter Fed Induction Motor Drive

A Fifteen Level Cascade H-Bridge Multilevel Inverter Fed Induction Motor Drive with Open End Stator Winding

CASCADED H-BRIDGE MULTILEVEL INVERTER FOR INDUCTION MOTOR DRIVES

Hybrid Five-Level Inverter using Switched Capacitor Unit

Original Article Development of multi carrier PWM technique for five level voltage source inverter

ECEN 613. Rectifier & Inverter Circuits

PERFORMANCE EVALUATION OF SWITCHED-DIODE SYMMETRIC, ASYMMETRIC AND CASCADE MULTILEVEL CONVERTER TOPOLOGIES: A CASE STUDY

An Efficient Cascade H-Bridge Multilevel Inverter for Power Applications

Single Phase Multi- Level Inverter using Single DC Source and Reduced Switches

A Higher Voltage Multilevel Inverter with Reduced Switches for Industrial Drive

High Current Gain Multilevel Inverter Using Linear Transformer

ADVANCED PWM SCHEMES FOR 3-PHASE CASCADED H-BRIDGE 5- LEVEL INVERTERS

An Advanced Multilevel Inverter with Reduced Switches using Series Connection of Sub Multilevel Inverters

Multilevel DC-link Inverter Topology with Less Number of Switches

A comparative study of Total Harmonic Distortion in Multi level inverter topologies

SIMULATION, DESIGN AND CONTROL OF A MODIFIED H-BRIDGE SINGLE PHASE SEVEN LEVEL INVERTER 1 Atulkumar Verma, 2 Prof. Mrs.

A NEW TOPOLOGY OF CASCADED MULTILEVEL INVERTER WITH SINGLE DC SOURCE

A Novel Three Phase Asymmetric Multilevel Inverter with. Series H-bridges

CARRIER BASED PWM TECHNIQUE FOR HARMONIC REDUCTION IN CASCADED MULTILEVEL INVERTERS

Analysis of IM Fed by Multi-Carrier SPWM and Low Switching Frequency Mixed CMLI

Series Parallel Switched Multilevel DC Link Inverter Fed Induction Motor

Implementation of Novel Low Cost Multilevel DC-Link Inverter with Harmonic Profile Improvement

A Novel Three Phase Asymmetric Multi Level Inverter Fed To Induction Motor Drive

Voltage Unbalance Elimination in Multilevel Inverter using Coupled Inductor and Feedback Control

SINGLE PHASE THIRTY ONE LEVEL INVERTER USING EIGHT SWITCHES TOWARDS THD REDUCTION

A COMPARITIVE STUDY OF THREE LEVEL INVERTER USING VARIOUS TOPOLOGIES

A New Self-Balancing Cascaded Multilevel Inverter for Level Doubling Application

ADVANCES in NATURAL and APPLIED SCIENCES

Analysis of Asymmetrical Cascaded 7 Level and 9 Level Multilevel Inverter Design for Asynchronous Motor

Modified Hybrid Multilevel Inverter for Induction Motor Using Solar energy

Bhanutej Jawabu Naveez Assistant Professor, Vignana Bharathi Institute of Technology, Aushapur, Ghatkesar, Hyderabad.

Cascaded Connection of Single-Phase & Three-Phase Multilevel Bridge Type Inverter

DESIGN OF 49 LEVEL CASCADED MULTILEVEL INVERTERS WITH REDUCED NUMBER OF COMPONENTS

Performance of Sinusoidal Pulse Width Modulation based Three Phase Inverter

A STUDY OF CARRIER BASED PULSE WIDTH MODULATION (CBPWM) BASED THREE PHASE INVERTER

Comparison of 3-Phase Cascaded & Multi Level DC Link Inverter with PWM Control Methods

IMPLEMENTATION OF MULTILEVEL INVERTER WITH MINIMUM NUMBER OF SWITCHES FOR DIFFERENT PWM TECHNIQUES

Ripple Reduction Using Seven-Level Shunt Active Power Filter for High-Power Drives

Multilevel Inverter for Single Phase System with Reduced Number of Switches

Hybrid Modulation Switching Strategy for Grid Connected Photovoltaic Systems

Performance Analysis of Single Phase Reduced Switch Asymmetric Multilevel Inverter

CAPACITOR VOLTAGE BALANCING IN SINGLE PHASE SEVEN-LEVEL PWM INVERTER

A Comparative Study of Different Topologies of Multilevel Inverters

SELECTIVE HARMONIC ELIMINATION ON A MULTILEVEL INVERTER USING ANN AND GE- NETIC ALGORITHM OPTIMIZATION

II. WORKING PRINCIPLE The block diagram depicting the working principle of the proposed topology is as given below in Fig.2.

A NEW SYMMETRIC CASCADED MULTILEVEL INVERTER TOPOLOGY WITH REDUCED NUMBER OF POWER ELECTRONIC COMPONENTS

ISSN Vol.05,Issue.01, January-2017, Pages:

THD Minimization in Single Phase Symmetrical Cascaded Multilevel Inverter Using Programmed PWM Technique

Single-Phase Nine-Level Grid-Connected Inverter for Photo-Voltaic System

Analysis of Cascaded Multilevel Inverters with Series Connection of H- Bridge in PV Grid

Switching of Three Phase Cascade Multilevel Inverter Fed Induction Motor Drive

Symmetrical Multilevel Inverter with Reduced Number of switches With Level Doubling Network

Modified Multilevel Inverter Topology for Driving a Single Phase Induction Motor

Design and Development of Multi Level Inverter

Study of Unsymmetrical Cascade H-bridge Multilevel Inverter Design for Induction Motor

Reduction of Harmonics and Torque Ripples of BLDC Motor by Cascaded H-Bridge Multi Level Inverter Using Current and Speed Control Techniques

ADVANCES in NATURAL and APPLIED SCIENCES

A Novel Five-level Inverter topology Applied to Four Pole Induction Motor Drive with Single DC Link

Speed control of Induction Motor drive using five level Multilevel inverter

Seven-level cascaded ANPC-based multilevel converter

COMPARATIVE STUDY OF DIFFERENT TOPOLOGIES OF FIVE LEVEL INVERTER FOR HARMONICS REDUCTION

Keywords Cascaded Multilevel Inverter, Insulated Gate Bipolar Transistor, Pulse Width Modulation, Total Harmonic Distortion.

Comparison between Conventional and Modified Cascaded H-Bridge Multilevel Inverter-Fed Drive

Implementation of Single Stage Three Level Power Factor Correction AC-DC Converter with Phase Shift Modulation

HARMONIC REDUCTION IN CASCADED MULTILEVEL INVERTER WITH REDUCED NUMBER OF SWITCHES USING GENETIC ALGORITHMS

SENSOR LESS VOLTAGE CONTROL OF CHB MULTILEVEL INVERTER FED THREE PHASE INDUCTION MOTOR WITH ONE DC SOURCE PER EACH PHASE

MODELLING AND SIMULATION OF DIODE CLAMP MULTILEVEL INVERTER FED THREE PHASE INDUCTION MOTOR FOR CMV ANALYSIS USING FILTER

Simulation of Single Phase Multilevel Inverters with Simple Control Strategy Using MATLAB

Modelling and Simulation of High Step up Dc-Dc Converter for Micro Grid Application

Transcription:

CASCADED SWITCHED-DIODE TOPOLOGY USING TWENTY FIVE LEVEL SINGLE PHASE INVERTER WITH MINIMUM NUMBER OF POWER ELECTRONIC COMPONENTS K.Tamilarasan 1,M.Balamurugan 2, P.Soubulakshmi 3, 1 PG Scholar, Power Electronics and Drives, Dr.Pauls Engineering College, Villupuram, 2&3 Assistant Professor, Department of EEE, Dr.Pauls Engineering College, Villupuram. ktamilbe@gmail.com Abstract In this paper, cascaded switched-diode topology using twenty five level single phase inverter with minimum number of power electronic components are proposed, which can produce many level with minimum number of power electronics switches, gate drive circuits, power diodes, and dc voltage sources. The number of required power electronic switches against required voltage levels is a very important factor in designing of multilevel converter, because switches define the reliability, circuit size, cost, installation area, and control complexity. To produce maximum number of levels at the output voltage, the proposed cascade topology is optimized for different goals, such as the minimization of the number of power electronic switches, gate driver circuits, power diodes, dc voltage sources, and blocking voltage on switches. Comparison of the results of various multilevel converters will be investigated to reflect the merits of the presented topologies. The operations of the proposed multilevel converters have been analyzed with the experimental and simulation results for different topologies. Verification of the analytical results is done using MATLAB simulation. Keywords Bi directional switch, cascade, full bridge converter, multilevel inverter, symmetric. I. INTRODUCTION Multilevel power conversion was first presented over 30 years ago. Multilevel converters can produce a large number of output voltage levels, which results in high voltage capability, lower harmonic contents, lower switching losses, better electromagnetic compatibility, and high power quality. Multilevel converters have been used for several applications such as static reactive power compensation, adjustable speed drives, and renewable energy sources and so on.the principal function of multilevel converter is to synthesize a desired ac voltage from several separate dc sources. Many kinds of topologies for multilevel converters have been proposed. In general there are three types of multilevel inverter: 1) Neutral Point Clamped (NPC) converter.2) Flying Capacitor (FC) converter and3) Cascade H-bridge (CHB) converter. The unequal voltage sharing among series connected capacitors is the main drawback of NPC converter. In addition, this structure needs a large number of clamping diode for higher levels. The FC converter requires a great number of storage capacitors for higher output voltage levels and the capacitors voltage balancing is difficult. Conventional cascade multilevel converter is one of the most important topologies in the family of conventional multilevel converters because cascade converter requires the least number of components, when compared with the flying capacitor and diode clamped converter. A cascade multilevel converter consists of the number of H-bridge converter units with separate dc sources for each unit, which connected in cascade or series. In symmetric cascaded multilevel converter, dc voltage sources values of similar cells are equal. For the same number of power devices, asymmetric cascade multilevel topology significantly increases the number of output voltage levels. In these topologies, the values of dc voltage sources of different cells are non-equal however; the symmetric and asymmetric CHB converter requires a large number of switches and dc voltage sources. An attempt has been made into propose a new structure for multilevel converter with reduced number of power electronic components comparison with conventional cascade converter. This converter needs a large number of bidirectional switches. In addition, the magnitude of blocked voltage by bidirectional switches is high. In another new topology for cascade multilevel converter has been introduced, which reduces the number of bidirectional switches, power diodes, and dc voltage source in comparison with proposed topology. This topology consists of several sub 21

multilevel converters and full-bridge converters. But, this topology requires a large number of bidirectional switches and gate driver circuits. In this paper, new topologies for symmetric, asymmetric and cascade switched-diode multilevel inverter are proposed, which have more advantages in comparison with presented topologies. A. BLOCK DIAGRAM II. SYSTEM STRUCTURE AND ANALYSIS Fig.2.Basic circuit of proposed switched-diode multilevel converter. Fig.1. Block diagram for CMI III. BASIC OF PROPOSED MULTILEVEL CONVERTER TOPOLOGIES Fig. 2 shows the basic topology for proposed switched-diode multilevel converter. In this circuit, when the switch S is turned off, the current flows from the diode D and load voltage will be E. But, when the switch S is turned on, the diode is reverse biased and current flows from the voltage source E and loadvoltage will be (2E). By the use of this method, the loadvoltage is controlled. This method is the basic of proposed multilevel converter. The new presented structures in threedifferent topologies are introduced and consist of: 1) Symmetricswitched-diode multilevel converter; 2) Cascade switched diode multilevel inverter. IV. SYMMETRICAL SWITCHED-DIODE MULTILEVEL INVERTER The structure of proposed symmetric switched-diode multilevel inverter is shown in Fig.3. In this structure, the values of the dc voltage sources are equal. Therefore, this topology is called symmetric switched diode multilevel converter. Table I gives the values of output voltages (Eo) for different states of switches. Fig.3. Asymmetrical switched-diode multilevel converter topology 22

Table I Switch State for Symmetric Topology In this topology, the basic unit generates a staircase voltage waveform (Eo) withpositive polarity (E, 2E, 3E,......). It is connected to a full bridge converter, which particularly alternates the input voltage polarity and generates positive or negative staircase waveform (Eo) at the output voltage (0, E,2E,3E,......).The number of output levels (Nlevel), IGBTs (NIGBT), and the maximum output voltage (Eo,max) in the proposed symmetric converter are obtained as follows, respectively: Nlevel=2K + 1 (1) NIGBT =K + 3 (2) Eo,max=KE. (3) Where K represents the number of dc voltage sources. Compare the number of IGBTs versus the number of output levels (Nlevel) in the proposed symmetric switched-diode topology and the symmetric conventional cascade topology. This figure shows that the proposed converter requires the least number of IGBTs. V. ASYMMETRICAL SWITCHED-DIODE MULTILEVEL CONVERTER Asymmetrical multilevel converter provides an increased number of output voltage levels for the same number of power electronic devices than its symmetric counterpart. In for dc voltage sources of conventional cascade H-bridge topology, two main methods have been suggested, which have been called binary and trinary configuration. The trinary configuration can produce a great number of levels in comparison with binary configuration. Fig. 4 shows the proposed topology for asymmetrical switcheddiode converter, which consists of one basic unit and a full-bridge converter. Fig. 4.Proposed asymmetrical switched-diode multilevel converter topology. Table II shows the ON switches look-up table for proposed asymmetric topology. In this topology, the values of dc sources are suggested to be chosen according to the following algorithm: E1 =E (4) Ej=2(j 1)EFor j = 2, 3, 4,..., Z. (5) 23

TABLE II SWITCH STATES FOR ASYMMETRICAL TOPOLOGY For this method, the number of levels and maximum output voltage are given by (6) and (7), respectively Nlevel=2(Z+1) 1 (6) Eo,max =(2Z 1)E (7) Where Z represents the number of dc sources. In the proposed asymmetric topology, the number of IGBTs is obtained by NIGBT= Z + 4. (8) Fig. 5 shows the comparison between proposed asymmetric switched-diode topology with trinary configuration of conventional cascade. This comparison shows that the proposed asymmetric switched-diode converter generates the maximum number of level with fewer numbers of switches. It is important to note that the proposed symmetric and asymmetric switched-diode topologies can be used in renewable energy sources and medium-voltage applications. However, this structures needs several dc voltage sources. For renewable energy source applications, instead of dc voltage sources, we can use photovoltaic panels. In this application, capacitor voltage balancing is important. For example, in fuel cells, the output voltages are changed during the converter performance and lead to reduction of the quality of output voltage in dc-link of converter. This circuit consists of an ac voltage source, multistep transformer, and several rectifiers. The proposed symmetric and asymmetric switched-diode topologies use only one full-bridge converter, which is a restriction for high-voltage applications. In addition, these topologies need more number of devices. VI. ASCEDE SWITCHED-DIODE MULTILEVEL INVERTER To provide a large number of levels with less number of components, cascade switched-diode multilevel converters can be used. Fig.5. Cascade switched-diode multilevel converter topology. 24

Fig.5. shows the structure of proposed cascade multilevel inverter. The output voltage of the proposed cascade switched diode multilevel inverter is given by Eout=Eo1+Eo2+ +Eon.(9) For the proposed cascade topology, two methods for determination of values of the dc sources are presented. VII. TWENTY-FIVE LEVEL CASCADE SWITCHED- DIOIDE MULTILEVEL INVERTER Fig. shows a Twenty five-level cascade converter topology structure based on the first method of proposed cascade topology (see Fig 3.). It is noticeable that if the values of dc sources in this topology are determined using the method of proposed topology (see Table 1), Fig.6. Twenty-five-level cascade converter. The comparison of THDs of output voltage and current in the two topologies shows that increasing the number of levels leads to the multilevel converter producing output voltage waveform with very low THD. VIII. SIMULATION RESULTS This section deals with the simulation results for symmetric and cascaded switched-diode multilevel inverter topologies. First, the simulation results for a symmetric switched-diode inverter are presented. Then, the simulation results for a 25-level cascade switched-diode inverter are presented. For all of the studies, test has been made on the R- load.the value of output voltage frequency is 50 Hz. A. TWENTY FIVE LEVEL CASCADE MULTILEVEL INVERTER CIRCUIT. Fig.9. Simulation of Twenty Five- Level Cascade Multilevel Inverter 25

OUTPUT VOLTAGE AND CURRENT WAVE FORM TWENTY FIVE LEVEL CASCADE MULTILEVEL INVERTER CIRCUIT Fig.10 (a) Fig.10 (b) Fig.10. Simulation waveform of 25-level cascade multilevel inverter (a)output voltage and current waveform (b) Output voltage and harmonic spectrum (THD = 4.50%). B. MODIFIED TWENTY FIVE-LEVEL CASCADE MULTILEVEL INVERTER WORK Fig.11. Simulation for Modified Twenty Five- Level Cascade Multilevel Inverter OUTPUT VOLTAGE AND CURRENT WAVEFORM FOR MODIFIED TWENTY FIVE-LEVEL CASCADE MULTILEVEL INVERTER WORK 26

Fig.11. (a) Fig.11. (b) Fig.11.Simulation waveform of modified 25-level cascade multilevel inverter (a)output voltage and current waveform (b) Output voltage and harmonic spectrum (THD = 3.26%). C. SIMULATION FOR CASCADE MULTILEVEL INVERTER CONNECTED TO MOTOR Fig.12. Simulations for Cascade Multilevel Inverter Connected To Motor OUTPUT FOR CASCADE MULTILEVEL INVERTER CONNECTED TO MOTOR Fig.12. (a) 27

Fig.12. (b) Fig.12.Simulation result for cascaded multilevel inverter connected to motor in rotor current, rotor voltage, main winding current, stator flux, rotor speed, electromagnetic (THD = 3.26%). IX. COMPARISION OF RESULTS PARAMETER 25 -LEVEL CMI MODIFIED 25- LEVEL CMI MODIFIED 25- LEVEL CMI CONNECTED TO MOTOR INPUT VOLTAGE 270V 312V 312V THD VAULE 4.31% 3.26% 3.26% COMPONENT Large Number of power electronic switches, gate driver circuits, power diodes, Minimum Of power electronic switches, gate driver circuits, power diodes, and dc voltage sources. Minimum of power electronic switches, gate driver circuits, power diodes, and dc voltage sources. X. CONCLUSION This paper proposes new topologies for symmetric, asymmetric, and cascade switched-diode twenty five level converter with reduced number of components. The proposed cascade structure extends the design flexibility and the possibilities to optimize the converter for different objectives such as the minimization of the number of IGBTs, gate driver circuits, dc voltage sources, standing voltage on switches, and power diodes. Less number of the switches leads to the reduction of size, simple control strategy, and high efficiency. Comparison among the proposed converters with conventional cascade and other similar topologies was provided. It was shown that the proposed topologies can produce many levels with fewer components. 28

References [1] R. Stala, A natural DC-link voltage balancing of diode-clamped inverters in parallel systems, IEEE Trans. Ind. Electron., vol. 60, no. 11, pp. 5008 5018, Nov. 2013. [2] M. D. Manjrekar, P. K. Steimer, and T. A. Lipo, Hybrid multilevel power conversion system: A competitive solution for high-power applications, IEEE Trans. Ind. Appl., vol. 36, no. 3, pp. 834 841, May/Jun. 2000. [3] R. Alonso, E. Roman, A. Sanz, V. E. M. Santos, and P. Ibanez, Analysis of inverter-voltage influence on distributed MPPT architecture performance, IEEE Trans. Ind. Electron., vol. 59, no. 10, pp. 3900 3907, Oct. 2012. [4] M. N. A. Kadir, S. Mekhilef, and H. W. Ping, Voltage vector control of a hybrid three-stage eighteen-level inverter by vector decomposition, IET Trans. Power Electron., vol. 3, no. 4, pp. 601 611, Jul. 2010. [5] L. M. Tolbert and F. Z. Peng, Multilevel converters as a utility interface for renewable energy system, in Proc. IEEE Power Eng. Soc. SummerMeet., 2000, pp. 1271 1274. 5310 IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, VOL. 61, NO. 10, OCTOBER 2014 [6] J. N. Chiasson, L. M. Tolbert, K. J. McKenzie, and Z. Du, Control of multilevel converter using resultant theory, IEEE Trans. Control. Syst.Technol., vol. 11, no. 3, pp. 345 354, May 2003. [7] R. Stala, Application of balancing circuit for DC-link voltages balance in a single-phase diode-clamped inverter with two three-level legs, IEE Trans. Ind. Electron., vol. 58, no. 9, pp. 4185 4195, Sep. 2011. [8] Z. Pan, F. Z. Peng, V. Stefanovic, and M. Leuthen, A diode-clamped multilevel converter with reduced number of clamping diodes, in Proc.IEEE Appl. Power Electron. Conf. Expo., 2004, pp. 820 824. [9] T. Maynard and H. Foch, Multi-level conversion: High voltage choppers and voltage-source inverters, in IEEE PESC/IEEE Power Electron. Spec.Conf., 1992, pp. 397 403. [10] F. Z. Peng, W. Qian, and D. Cao, Recent advances in multilevel converter/inverter topologies and applications, in Proc. Int. Power Electron.Conf., 2010, pp. 492 501. [11] E. Babaei, M. T. Haque, and S. H. Hosseini, A novel structure for multilevel converters, in Proc. ICEMS, 2005, vol. 2, pp. 1278 1283. [12] K. Sivakumar, A. Das, R. Ramchand, C. Patel, and K. Gopakumar, A hybrid multilevel inverter topology for an open-end winding inductionmotor drive using two-level inverters in series with a capacitor-fed H-bridge cell, IEEE Trans. Ind. Electron., vol. 57, no. 11, pp. 3707 3714, Nov. 2010. [13] M. G. H. Aghdam, S. H. Fathi, and G. B. Gharehpetian, Comparison of OMTHD and OHSW harmonic optimization techniques in multilevel voltage-source inverter with non-equal DC sources, in Proc. 7th Int.Conf. Power Electron., 2007, pp. 587 591. [14] M. Khazraei, H. Sepahvand, K. A. Corzine, and M. Ferdowsi, Active capacitor voltage balancing in single-phase flying-capacitor multilevel power converters, IEEE Trans. Ind. Electron., vol. 59, no. 2, pp. 769 778, Feb. 2012. 29