Patentamt JEuropaisch.es. European Patent Publication number: Office europeen des brevets ^ ^ EUROPEAN PATENT APPLICATION

Similar documents
Publication number: A2. Int. CI.5: H01 L 29/ Meadowridge Drive Garland, Texas 75044(US)

Europaisches Patentamt European Patent Office Office europeen des brevets A1. Publication number: EUROPEAN PATENT APPLICATION

Publication number: A1. int. Ci.5; A61M 25/00, A61 M 25/01

United States Patent (19) (11) 4,130,822

Office europeen des Publication number : EUROPEAN PATENT APPLICATION

(12) United States Patent (10) Patent No.: US 6,278,340 B1. Liu (45) Date of Patent: Aug. 21, 2001

(12) United States Patent (10) Patent No.: US 6, 177,908 B1

(12) Patent Application Publication (10) Pub. No.: US 2015/ A1

TEPZZ Z7Z7 5A_T EP A1 (19) (11) EP A1 (12) EUROPEAN PATENT APPLICATION. (51) Int Cl.: H01F 30/12 ( )

(12) Patent Application Publication

CLAIMS 1. A suspension board with circuit, characterized in that, it comprises a metal support layer, an insulating layer formed on the metal support

A well-know material which has been found to be preferred for use as the release film 14 is a nitrocellulose in a butyl cellosolve solvent.

Gain Slope issues in Microwave modules?

(12) Patent Application Publication (10) Pub. No.: US 2003/ A1

DEPARTMENT OF THE NAVY DIVISION NEWPORT OFFICE OF COUNSEL PHONE: FAX: DSN:

Oct. 6, 1970 CHONG W. LEE " Filed June.28, 1967 PUSH-PULL TUNNEL DIODE AMPLIFIER. 4 Sheets-Sheet 1

SHIELDING EFFECTIVENESS

(12) Patent Application Publication (10) Pub. No.: US 2005/ A1

TEPZZ A T EP A2 (19) (11) EP A2 (12) EUROPEAN PATENT APPLICATION. (51) Int Cl.: H02K 11/04 ( )

(12) Patent Application Publication (10) Pub. No.: US 2003/ A1

(12) United States Patent (10) Patent No.: US 6,211,068 B1

LECTURE 6 BROAD-BAND AMPLIFIERS

(12) Patent Application Publication (10) Pub. No.: US 2006/ A1. Luo et al. (43) Pub. Date: Jun. 8, 2006

(12) Patent Application Publication (10) Pub. No.: US 2005/ A1. Chen et al. (43) Pub. Date: Dec. 29, 2005

DEPARTMENT OF THE NAVY. The below identified patent application is available for licensing. Requests for information should be addressed to:

(12) Patent Application Publication (10) Pub. No.: US 2004/ A1

(12) Patent Application Publication (10) Pub. No.: US 2003/ A1

EUROPEAN PATENT APPLICATION. (51) Intel e B60M 1/13. Bayonne, New Jersey (US) Holborn London EC1N2QP (GB)

!J; United States Patent WI [11] Patent Number: 4,471,697. McCormick et al. [45] Date of Patent: Sep. 18,1984. t3~3g~~ INITIATING 32pELLET

~ mi ii ii ii iii i mi m i n i u m European Patent Office Office europeen des brevets (11) EP A1 EUROPEAN PATENT APPLICATION

us/ (12) Patent Application Publication (10) Pub. No.: US 2008/ A1 (19) United States / 112 / 108 Frederick et al. (43) Pub. Date: Feb.

Exhibit 2 Declaration of Dr. Chris Mack

Integrated Circuits: FABRICATION & CHARACTERISTICS - 4. Riju C Issac

United States Patent (19)

(12) Patent Application Publication (10) Pub. No.: US 2006/ A1

Introduction: Planar Transmission Lines

(12) United States Patent (10) Patent No.: US 6,452,105 B2. Badii et al. (45) Date of Patent: Sep. 17, 2002

(12) Patent Application Publication (10) Pub. No.: US 2006/ A1. Stoneham (43) Pub. Date: Jan. 5, 2006 (US) (57) ABSTRACT

/ 7. 2 LOWER CASE. (12) United States Patent US 6,856,819 B2. Feb. 15, (45) Date of Patent: (10) Patent No.: 5 PARASITIC ELEMENT

^^r" Office europeen des brevets. Publication number:

(12) Patent Application Publication (10) Pub. No.: US 2005/ A1

(12) United States Patent (10) Patent No.: US 6,770,955 B1

TEPZZ 879Z A_T EP A1 (19) (11) EP A1 (12) EUROPEAN PATENT APPLICATION. (51) Int Cl.: G06F 3/0354 ( )

US A United States Patent (19) 11 Patent Number: 6,021,050 Ehman et al. (45) Date of Patent: Feb. 1, 2000

Research Article Theoretical and Experimental Results of Substrate Effects on Microstrip Power Divider Designs

iiililiili^ EuroPean Patent Office ^-S Office europeen des brevets (fi) Publication number : A1 12 EUROPEAN PATENT APPLICATION

(12) United States Patent (10) Patent No.: US 6,387,795 B1

NOTICE. The above identified patent application is available for licensing. Requests for information should be addressed to:

Microwave Characterization and Modeling of Multilayered Cofired Ceramic Waveguides

A Practical Guide to Free Energy Devices

(51) Int Cl.: G01R 15/06 ( ) (54) Combined current and voltage measurement transformer of the capacitor bushing type

(12) Patent Application Publication (10) Pub. No.: US 2004/ A1

Waveguides. Metal Waveguides. Dielectric Waveguides

A///X 2. N N-14. NetNNNNNNN N. / Et EY / E \ \ (12) Patent Application Publication (10) Pub. No.: US 2007/ A1. (19) United States

EP A1 (19) (11) EP A1 (12) EUROPEAN PATENT APPLICATION. (43) Date of publication: Bulletin 2006/40

don, G.B. U.S. P. DOCUMENTS spaced by an air gap from the collecting lens. The widths of

EP A1 (19) (11) EP A1 (12) EUROPEAN PATENT APPLICATION. (43) Date of publication: Bulletin 2000/20

24. United States Patent (19) Noé et al. 21 Appl. No. 261,066. least one correcting roller which has an adjustable depth of

Christen Rauscher NOTICE. The above identified patent application is available for licensing. Requests for information should be addressed to:

(12) Patent Application Publication (10) Pub. No.: US 2001/ A1

DISTRIBUTED CAPACITANCE

United States Patent Office

(12) Patent Application Publication (10) Pub. No.: US 2003/ A1

ECE 4265/6265 Laboratory Project 7 Network Analyzer Calibration

(12) Patent Application Publication (10) Pub. No.: US 2007/ A1

*EP A2* EP A2 (19) (11) EP A2 (12) EUROPEAN PATENT APPLICATION. (43) Date of publication: Bulletin 2004/20

United States Patent (19) 11) Patent Number: 5,621,555 Park (45) Date of Patent: Apr. 15, 1997 LLP 57)

In this lecture we will begin a new topic namely the Metal-Oxide-Semiconductor Field Effect Transistor.

United States Patent [19]

(12) Patent Application Publication (10) Pub. No.: US 2016/ A1

Matched Length Matched Delay

(12) United States Patent

United States Patent (19)

ACOUSTIC MICRO IMAGING ANALYSIS METHODS FOR 3D PACKAGES

(12) Patent Application Publication (10) Pub. No.: US 2003/ A1

Application Note 5011

(12) United States Patent

The below identified patent application is available for licensing. Requests for information should be addressed to:

New Materials and Method for Laser Trimmable NTC Thermistors

Attorney Docket No Date: 20 June 2007

MICRO YAW RATE SENSORS

Circulator Construction

(12) United States Patent (10) Patent No.: US 6,275,104 B1

The below identified patent application is available for licensing. Requests for information should be addressed to:

United States Patent (19)

Spring connection device and assembly in a jacquard harness

United States Patent Patent Number: 5,683,539 Qian et al. 45 Date of Patent: Nov. 4, 1997

Attorney Docket No Date: 9 July 2007

(51) Int Cl.: G03B 37/04 ( ) G03B 21/00 ( ) E04H 3/22 ( ) G03B 21/60 ( ) H04N 9/31 ( )

(51) Int Cl.: G03F 7/20 ( )

16-?t R.S. S. Y \

DESIGN OF PLANAR IMAGE SEPARATING AND BALANCED SIS MIXERS

Imaging Systems for Eyeglass-Based Display Devices

United States Patent (19) Baker et al.

--comirator. (12) Patent Application Publication (10) Pub. No.: US 2002/ A1. (19) United States

(12) Patent Application Publication (10) Pub. No.: US 2001/ A1

(12) United States Patent (10) Patent N0.: US 6,475,870 B1 Huang et al. (45) Date of Patent: Nov. 5, 2002

(12) Patent Application Publication (10) Pub. No.: US 2005/ A1

Equivalent Circuit Model Overview of Chip Spiral Inductors

UNIT-VI FIELD EFFECT TRANSISTOR. 1. Explain about the Field Effect Transistor and also mention types of FET s.

Transcription:

Patentamt JEuropaisch.es European Patent Office @ Publication number: 0 083 4 7 6 Office europeen des brevets ^ ^ EUROPEAN PATENT APPLICATION g) Application number: 82306444.9 Int. CI.3: H 01 P 5/12 @) Date of filing: 03.12.82 @) Priority: 28.12.81 US 335130 @ Applicant: Hughes Aircraft Company, Centinela Avenue and Teale Street, Culver City, California 90009 (US) @ Inventor: Yum, Lawrence H., 926 South Mariposa Avenue Date of publication of application: 13.07.83 ^ ^ W ^ ^ f i P H d. a,,,. Inventor: Chen, Fu-Chuan, 5128 Lindblade Drive, ii. Culver o. Bulletin 83/28 City Ca,ifomia 90230 (US) @ Representative: Crawford, Andrew Birkby et al, A.A. THORNTON & CO. Northumberland House 303-306 High @ Designated Contracting States: DE FR GB Hoiborn, London WC1V 7LE (GB) (0 N it CO 00 o o a in @) Stripline-type power divider/combiner with integral resistor. A high frequency stripline-type power divider/combiner comprising a patterned metal layer (14) having an input (18) and two output strips (62, 20), a dielectric substrate (12), and a resistive material layer (16) interposed between the metal layer and substrate. A portion of the resistive material layer defines a resistive bridge (24) that extends between and resistively interconnects the output strips, thereby acting as a resistive load for the cancellation of reflected power output signals. The patterned metal layer and resistive bridge are concurrently defined by standard photolithographic and etching techniques, thereby allowing the simple and accurate fabrication of an integral power divider/combiner. ACTORUM AG

PD 80139 STRIPLINE-TYPE POWER DIVIDER/COMBINER WITH INTEGRAL RESISTOR 1 BACKGROUND OF THE INVENTION The present invention relates to high frequency power dividers and power combiners and, more specifically, to high frequency stripline and airstripline power 5 dividers/combiners. Stripline-type power dividers and power combiners are generally well known in the art of high frequency power manipulation (frequency range of approximately 2-18 GHz). Further, it is generally well-known in the art 10 that such power dividers are structurally identical to power combiners. A power divider of this type is typically formed as a patterned metal layer having an input power strip and two power output strips. The power combiner differs only in that the inputs and 15 outputs are reversed so as to have two Inputs and a single output. Thus, a power divider/combiner structure can, and will be generically referred to as a power divider. The particular design of the patterned metal layer of stripline-type power dividers is a product 20 of well-known equations solved for conductors operating substantially in the TEM mode. The metal layer is usually supported by a dielectric substrate and further surrounded by a conductive ground plane.

2 1 one-to-one correspondence. The ends of the respective input and output strips are then conductively connected to form a single, operative power divider having parallel conductive paths. 5 A problem associated with the practical operation of power dividers is the need to effectively isolate each of the power outputs from any portion of the power output signal reflected back into another power output of the divider. Reflection of a portion or all of the 10 power output signal back into its respective power output may be caused by an impedance mismatch or open circuit between a power output and its corresponding load device. The necessary isolation is typically provided by 15 connecting a resistive load between the output strips of the power divider." Given that the divider has a center operating frequency (fc) defined by the equation: where c is the speed of light in free space, e is the relative dielectric constant, and X is the wavelength of the signal, the load resistance is connected at points a multiple of X/4 distant from the junction of 25 the power input strip and the power output strips. This provides a portion of the reflected power output signal with a conductive path between the power outputs that is approximately a distance of X/2 shorter than the path traversed by the remainder of the reflected 30 power output signal. This produces an approximately 180 phase difference between the two portions of the 35 reflected power output signal that, consequently, results in the effective cancellation of the reflected power output signal.

3 1 A particular problem in the efficient fabrication of high frequency power dividers is the need to physi- cally place and attach the resistive load between the output strips of the dividers. The resistive load is 5 usually either a standard high frequency resistor whose leads are soldered to respective output strips or a discrete, chip-like, thin-film resistor which has been placed in a depression formed in the substrate and soldered between the two output strips. In either 10 case, the requirement that the load resistance be 15 20 25 30 physically placed and soldered into positon compromises the simplicity and accuracy of the fabrication process which results in increased fabrication cost and decreased device yield. SUMMARY OF THE INVENTION The general purpose of the present invention, therefore, is to provide an efficient, high frequency power divider/combiner having a structure that can be easily and accurately fabricated. To provide this, the present invention utilizes a dielectric substrate, a metal layer patterned to form a power divider having a power input strip and two power output strips, and a resistive material layer interposed between the metal layer and the substrate. The resistive material layer includes a resistive bridge that extends out from under the metal layer and conductively interconnects the two power output strips so as to provide a resistive load for the cancellation of reflected power output signals. 35

4 1 An advantage of the present invention is that the resistive load is formed integrally with the power divider through the use of photolithographic techniques and materials. This allows a resistive load having a 5 desired resistive value to be accurately placed between the power output strips and, thereby, produce a device having a particular center operating frequency. It also allows the power division ratio and the resistive load value to be changed after the initial fabrication 10 of the device. Another advantage of the present invention is that it permits the simultaneous formation of identical power dividers on both sides of a flat substrate to form a single, highly efficient airstripline power 15 divider. BRIEF DESCRIPTION OF THE DRAWINGS These and other attendant advantages of the present invention will become apparent and readily 20 appreciated as the same becomes better understood by reference to the following detailed description when considered in connection with the accompanying drawings wherein : FIG. 1 is a perspective view of an airstipline-type 25 power divider according to the present invention; FIG. 2 is a perspective view of stripline-type power divider of a design different from that of FIG. 1, but which also embodies the present invention; and 30 FIG. 3 is a cross-sectional view of a single strip of the preferred airstipline embodiment of the present invention. 35

5 1 DETAILED DESCRIPTION OF THE INVENTION The present invention provides stripline-type power dividers/combiners having integral resistive loads which are formed concurrently therewith. As 5 previously explained, the power divider structure is generic to both power dividers and combiners, the only difference being the manner of its use. Thus, in the following discussion, the power divider/combiner structure will be described only in terms of its 10 operation as a power divider. In FIG. 1 there is a perspective view of a stripline-type power divider constructed according to the present invention. The divider 10 is comprised of a patterned, highly conductive metal layer 14 having 15 one input strip 18 and two output strips 20, 22, a dielectric substrate 12, and a resistive material layer 16 interposed between the metal layer 14 and the substrate 12. While the resistive material layer 16 is largely delimited by the boundaries of the metal layer 20 14, it includes a resistive bridge 24 which extends out from under the metal layer 14 and conductively interconnects the portions of the resistive material layer 16 underlying the two power output strips 20, 22. The bridge 24, acting as the resistive load for the 25 power divider 10, is appropriately located at a distance of an odd multiple of X/4 from the junction of the input strip 18 and the output strips 20, 22, where the desired center operating frequency of the power divider 10 is proportional to 1/X. 30 The preferred embodiment of the present invention utilizes the above described power divider structure in an airstripline configuration. That is, a mirror image, but otherwise identical, power divider structure 35

6 @*@ is placed on a parallel opposing major surface of the substrate 12 and positioned so that the two structures have a topological one-to-one correspondence. The ends of the respective input and output strips are conductively 5 connected to permit the power dividers to effectively operate in parallel.. A representative cross-section of a single strip of an airstripline power divider constructed according to the present invention is shown in FIG. 3. Metal 10 layers 66 and resistive material layers 68, which are mirror images of one another, are positioned in topological one-to-one correspondence on the parallel opposing surfaces of a substrate 62. The power divider is supported within an air dielectric 70 by a surrounding 15 ground plane fixture 64. The principal advantage in using the airstripline configuration, and the principal reason for adapting it for use in the preferred embodiment, stems from its tolerance of non-uniform dielectric and lossy substrates. 20 Since the transverse electromagnetic (TEM) mode waves propagating along each of the metal layers 66 are essentially identical, in terms of potential and phase, very little of the electric field associated with the propagating waves, indicated by the rays 72, penetrates 25 the substrate. Therefore, the power loss in an airstrip- line power divider is substantially independent of the dielectric value of the substrate. Likewise, in the preferred embodiment, very little of the electric field 72 penetrates the lossy resistive material layers 68. 30 Consequently, there is practically no degradation of the efficiency of the airstripline power divider due to the presence of the resistive material layers 68. 35

7 1 The preferred embodiment of the invention can be fabricated from a prepared substrate using standard photolithographic and etching techniques and materials. The prepared substrate is a construct of a polymide 5 substrate, preferably of triazine having a thickness of approximately 15. mils, covered on both sides first with a resistive material layer, preferably of Nichrome having a thickness of four microns or less and a resistance of approvimately 100 ohms per square, and 10 then with a highly conductive metal layer, preferably copper having a thickness of approximately 17 microns. This substrate construct is available from the Mica Corporation, 10900 Washington Blvd., Culver City, California, 90230. Photoresist masks of the 15 desired power divider pattern and integral resistor are then formed on the surfaces of the metal layers. This is followed by successive etchings with ferrite chloride and copper sulfate pentahydrate-sulf uric acid solutions to remove the excess portions of the metal and resistive 20 material layers. The power divider is remasked with photoresist to define the resistive bridge and then etched with a chromium tribxide and sulfuric acid solution. This etching selectively removes the metal layer without significantly affecting the resistance 25 value of the resistive bridge. Naturally, the etching process can be repeated to adjust the power division ratio of the divider and the resistance value of the resistive bridge. The use of the present invention does not limit, 30 in any way, the design of stripline-type power dividers 35 constructed in accordance with the present invention. The particular dimensions of the patterned metal layer and the selection of the value of the resistive load supplied by the resistive bridge may be determined by

8 highly conductive, patterned metal layer 34 having one input strip 38 and two output strips 40, 42, a dielectric substrate 32, and a resistive material layer 36 interposed between and adjacent to the metal layer 34 and the substrate 32. The power divider structure of PIG. 2 differs from that of PIG. 1 in that It includes a pair of extensions 46, 48 of the output strips 40, 42. In providing a conductive connection between the output strips and the resistive bridge 44, these extensions effectively place the resistive bridge at a distance of an odd multiple of X/4 from the junction of the Input strip and output strips, as measured along either extension and its respective output strip. The power divider design shown in PIG. 2, similarly to the power divider design of PIG. 1, may be used effectively in either a single-sided stripline configuration or In the preferred, double-sided airstripline configuration.

9 CLAIMS What is Claimed is ; 1. A high frequency power divider having a center operating frequency proportional to 1/X comprising: a) a substrate; b) a metal layer patterned to form a power divider having a power input strip conductively joined to a pair of power output strips; and c) a resistive material layer interposed between said metal layer and said substrate, a portion of said resistive material layer extending out from under said metal layer and resistively interconnecting said pair of power output strips. 2. The device of Claim 1 wherein said substrate has two parallel opposing major surfaces, one said high frequency power divider being formed on each of said major surfaces, said power dividers being disposed thereon so as to have a one-to-one topological correspondence, said power input strips and said power output strips being conductively interconnected, respectively, so that said power dividers operate in parallel.

10 1 3. The device of Claim 1 or 2 wherein said portion of resistive material extending out from under said metal layer and resistively interconnecting said pair of power output strips is located at a distance of 5 an odd multiple of X/4 from said junction of said power input strip and said power output strips. 1 4. The device of Claim 3 wherein said metal layer is copper and said resistive material layer is ni chrome.

1/2

0 0 8 5 4 7 6

European P Patent _ Office EUROPEAN SEARCH REPORT Application number EP 82 30 6444 Category DOCUMENTS CONSIDERED TO BE RELEVANT Citation of document with indication, where appropriate, of relevant passages Relevant to claim CLASSIFICATION OF THE APPLICATION (Int. CI. 3) X GB-A-1 330 408 (MULLARD LTD.) * Figures; page 2, lines 33-55 * 1,2,4 H 01 P 5/12 PROCEEDINGS OF THE 9th EUROPEAN MICROWAVE CONFERENCE, 17th-20th September 1979, pages 661-664, Seveno aks, G. B. J. P. QUINE et al.:. : "Mic power combiners for FET amplifiers" * Figure 6; page 663 : "Bandwidth-compensated quarter-wave coupled combiner" CH-A- 382 872 LTD. ) * Figures * (A.C. COSSOR NACHR I CHTENTE CHN IK, vol. 21, no. 11, 1971, pages 384-388, Berlin, DE. J. LAMMEL: "Hochstf requenzleitungen und Bauelemente in Flachbauweise" * Figure 2; page 385, column 2, lines 9-13, 47-49 * 2,4 TECHNICAL FIELDS SEARCHED (Int. CI. 3) H 01 P The present search report has been drawn up for all claims WBXSue Date of completion of the search 05-04-1983 Examiner VAN DER PEET H. CATEGORY OF CITED DOCUMENTS X particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A technological background O non-written disclosure P : intermediate document T theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document