nmos, pmos - Enhancement and depletion MOSFET, threshold voltage, body effect

Similar documents
EC 1354-Principles of VLSI Design

DIGITAL INTEGRATED CIRCUITS A DESIGN PERSPECTIVE 2 N D E D I T I O N

VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur

CMOS Digital Logic Design with Verilog. Chapter1 Digital IC Design &Technology

VALLIAMMAI ENGINEERING COLLEGE

Academic Course Description

VL0306-VLSI Devices & Design. L T P C EC0306 VLSI DEVICES AND DESIGN Prerequisite : EC0205 & EC0203 Course outcomes

VL0306-VLSI Devices & Design. L T P C EC0306 VLSI DEVICES AND DESIGN Prerequisite : EC0205 & EC0203 Course outcomes

Academic Course Description. BEC702 Digital CMOS VLSI

Academic Course Description

Academic Course Description

Gdi Technique Based Carry Look Ahead Adder Design

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad

Design and Implementation of ALU Chip using D3L Logic and Ancient Mathematics

Preface to Third Edition Deep Submicron Digital IC Design p. 1 Introduction p. 1 Brief History of IC Industry p. 3 Review of Digital Logic Gate

SKP Engineering College

Minimization of Area and Power in Digital System Design for Digital Combinational Circuits

Low Power VLSI Circuit Synthesis: Introduction and Course Outline

DESIGN OF LOW POWER MULTIPLIER USING COMPOUND CONSTANT DELAY LOGIC STYLE

A Novel Approach for High Speed and Low Power 4-Bit Multiplier

Domino CMOS Implementation of Power Optimized and High Performance CLA adder

EE 502 Digital IC Design

A Low-Power High-speed Pipelined Accumulator Design Using CMOS Logic for DSP Applications

Low-Power Digital CMOS Design: A Survey

2 MARK QUESTIONS & ANSWERS UNIT1-MOS TRANSISTOR PRINCIPLE

DESIGN AND ANALYSIS OF LOW POWER 10- TRANSISTOR FULL ADDERS USING NOVEL X-NOR GATES

CHAPTER 6 GDI BASED LOW POWER FULL ADDER CELL FOR DSP DATA PATH BLOCKS

Unit level 4 Credit value 15. Introduction. Learning Outcomes

SRI VENKATESWARA COLLEGE OF ENGINEERING

Investigation on Performance of high speed CMOS Full adder Circuits

A design of 16-bit adiabatic Microprocessor core

Reference. Wayne Wolf, FPGA-Based System Design Pearson Education, N Krishna Prakash,, Amrita School of Engineering

Low Power Realization of Subthreshold Digital Logic Circuits using Body Bias Technique

A Survey of the Low Power Design Techniques at the Circuit Level

Design of Low Power High Speed Adders in McCMOS Technique

Integration of Optimized GDI Logic based NOR Gate and Half Adder into PASTA for Low Power & Low Area Applications

Design and Implementation of High Speed Carry Select Adder Korrapatti Mohammed Ghouse 1 K.Bala. 2

Contents 1 Introduction 2 MOS Fabrication Technology

Comparison of High Speed & Low Power Techniques GDI & McCMOS in Full Adder Design

Course Outcome of M.Tech (VLSI Design)

By Dayadi Lakshmaiah, Dr. M. V. Subramanyam & Dr. K. Satya Prasad Jawaharlal Nehru Technological University, India

TECHNO INDIA BATANAGAR (DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING) QUESTION BANK- 2018

Low-power Full Adder array-based Multiplier with Domino Logic

THE INTERNATIONAL JOURNAL OF SCIENCE & TECHNOLEDGE

Low-power Full Adder array-based Multiplier with Domino Logic

GOPALAN COLLEGE OF ENGINEERING AND MANAGEMENT Department of Electronics and Communication Engineering COURSE PLAN

An Efficient SQRT Architecture of Carry Select Adder Design by HA and Common Boolean Logic PinnikaVenkateswarlu 1, Ragutla Kalpana 2

Design and Implementation of Low Power Dynamic Thermometer Encoder For Flash ADC

2009 Spring CS211 Digital Systems & Lab 1 CHAPTER 3: TECHNOLOGY (PART 2)

Design and Implementation of Pipelined 4-Bit Binary Multiplier Using M.G.D.I. Technique

UNIT-II LOW POWER VLSI DESIGN APPROACHES

Cmos Full Adder and Multiplexer Based Encoder for Low Resolution Flash Adc

Design and Analysis of Low-Power 11- Transistor Full Adder

BASIC PHYSICAL DESIGN AN OVERVIEW The VLSI design flow for any IC design is as follows

LESSON PLAN. Sub Code & Name: ME2255 Electronics and Microprocessors Unit : I Branch : ME Semester: IV UNIT I SEMICONDUCTORS AND RECTIFIERS 9

A NEW APPROACH TO DESIGN LOW POWER CMOS FLASH A/D CONVERTER

PHYSICAL STRUCTURE OF CMOS INTEGRATED CIRCUITS. Dr. Mohammed M. Farag

COMPARISION OF LOW POWER AND DELAY USING BAUGH WOOLEY AND WALLACE TREE MULTIPLIERS

DESIGN OF PARALLEL MULTIPLIERS USING HIGH SPEED ADDER

Lecture 0: Introduction

Design and Analyse Low Power Wallace Multiplier Using GDI Technique

EE 434 ASIC & Digital Systems

A High Speed Low Power Adder in Multi Output Domino Logic

Index terms: Gate Diffusion Input (GDI), Complementary Metal Oxide Semiconductor (CMOS), Digital Signal Processing (DSP).

Design and Implementation of Complex Multiplier Using Compressors

Figure.1. Schematic of 4-bit CLA JCHPS Special Issue 9: June Page 101

DESIGN OF MULTIPLIER USING GDI TECHNIQUE

Low Power Design of Schmitt Trigger Based SRAM Cell Using NBTI Technique

CONTENTS. low power vlsi design (COMMON TO VLSI/VLSI DESIGN/VLSI SYSTEM DESIGN) OW-POWER CIRCUIT DESIGN SOURCES OF POWER DISSIPATION

IC Layout Design of 4-bit Universal Shift Register using Electric VLSI Design System

A Literature Survey on Low PDP Adder Circuits

INTERNATIONAL JOURNAL OF ADVANCED RESEARCH IN ENGINEERING AND TECHNOLOGY (IJARET)

An energy efficient full adder cell for low voltage

CHAPTER 5 DESIGN AND ANALYSIS OF COMPLEMENTARY PASS- TRANSISTOR WITH ASYNCHRONOUS ADIABATIC LOGIC CIRCUITS

Propagation Delay, Circuit Timing & Adder Design. ECE 152A Winter 2012

Propagation Delay, Circuit Timing & Adder Design

Introduction. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

Lecture 16. Complementary metal oxide semiconductor (CMOS) CMOS 1-1

Implementation of Carry Select Adder using CMOS Full Adder

EE 330 Lecture 44. Digital Circuits. Ring Oscillators Sequential Logic Array Logic Memory Arrays. Final: Tuesday May 2 7:30-9:30

A Novel Low power and Area Efficient Carry- Lookahead Adder Using MOD-GDI Technique

EEC 118 Lecture #12: Dynamic Logic

Advanced Mathematics MEVD 101

REVIEW ARTICLE: EFFICIENT MULTIPLIER ARCHITECTURE IN VLSI DESIGN

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

COMPREHENSIVE ANALYSIS OF ENHANCED CARRY-LOOK AHEAD ADDER USING DIFFERENT LOGIC STYLES

Comparative Analysis of Multiplier in Quaternary logic

SRI VENKATESWARA COLLEGE OF ENGINEERING. COURSE DELIVERY PLAN - THEORY Page 1 of 6

POWER EFFICIENT DESIGN OF COUNTER ON.12 MICRON TECHNOLOGY

A Low Power Array Multiplier Design using Modified Gate Diffusion Input (GDI)

Comparison of Multiplier Design with Various Full Adders

Power And Area Optimization of Pulse Latch Shift Register

II. Previous Work. III. New 8T Adder Design

! Sequential Logic. ! Timing Hazards. ! Dynamic Logic. ! Add state elements (registers, latches) ! Compute. " From state elements

32-Bit CMOS Comparator Using a Zero Detector

Design of 16-bit Heterogeneous Adder Architectures Using Different Homogeneous Adders

Design of Adder in Multiple Logic Styles for Low Power VLSI

Design of Low Power Flip Flop Based on Modified GDI Primitive Cells and Its Implementation in Sequential Circuits

ECE 334: Electronic Circuits Lecture 10: Digital CMOS Circuits

A CMOS Current-Mode Full-Adder Cell for Multi Valued Logic VLSI

Transcription:

COURSE DELIVERY PLAN - THEORY Page! 1 of! 7 Department of Electronics and Communication Engineering B.E/B.Tech/M.E/M.Tech : EC Regulation: 2016(Autonomous) PG Specialization : Not Applicable Sub. Code / Sub. Name : EC16601 - VLSI Design Unit : I LP: EC16601 Rev. No: 00 Date: 18-12-2018 Unit Syllabus: MOS TRANSISTOR PRINCIPLE (9) Fabrication Process - MOSFET, CMOS- n-well, p-well, Twin tub, SOI, CMOS inverter characteristics, Second order effects, Stick diagram, Layout diagrams, Scaling principles and fundamental limits Objective: To understand the principles of MOS transistors, CMOS technologies and Layout diagrams. No* 1 Introduction to VLSI Design - Fabrication Process MOSFET, CMOS Technologies 1,3,5 PPT 2 Fabrication Process CMOS Technology - n-well, p-well process 1,3 PPT 3 Fabrication Process CMOS Technology - Twin tub, Silicon on Insulator (SOI) 1,3 PPT 4 nmos, pmos - Enhancement and depletion MOSFET, threshold voltage, body effect 1,3,5 PPT 5 MOS transistor - Second order effects 3,5 PPT,BB 6 CMOS inverter DC characteristics 1,3,5 PPT,BB 7 Beta ratio effects, Noise Margin 1,3,5 PPT,BB 8 Stick diagram: Nmos Design and CMOS Design style 3,5 PPT,BB 9 Layout diagrams: Design rules, Layer Representation 3,5 PPT,BB 10 Scaling principles and fundamental limits Constant, Lateral and Interconnect scaling, CMOS inverter scaling Content beyond syllabus covered (if any): 3,5 PPT * duration: 50 minutes

COURSE DELIVERY PLAN - THEORY Page! 2 of! 7

COURSE DELIVERY PLAN - THEORY Page! 3 of! 7 Unit : II Unit Syllabus: COMBINATIONAL LOGIC CIRCUITS (9) Examples of Combinational Logic Design, Elmore s constant, Pass transistor Logic, Transmission gates, static and dynamic CMOS design, Power dissipation Low power design principles Objective: To impart the knowledge on the transistor circuit level design of combinational circuits 11 Examples of Combinational Logic Design: NAND Logic, NOR Logic, Compound gates 1,2,3 PPT,BB 12 Elmore s constant - Delay estimation of basic gates. 2,3 PPT,BB 13 Pass transistor Logic: Basic working, Realization of logic circuits using various pass transistor styles 14 Transmission gates: Basic working, Realization of logic circuits using Transmission gates 1,3 PPT,BB 3,4,6 PPT,BB 15 Static CMOS design: Ratioed logic 1,3,4 PPT,BB 16 Dynamic CMOS design: Domino logic, NP domino, Issues in cascading dynamic gates 1,3,5 PPT,BB - CAT-I - - 17 Power dissipation: Static power dissipation 1,3 PPT,BB 18 Dynamic power dissipation,dynamic power reduction techniques 3,5 PPT,BB 19 Low power design principles, Low power logic styles 1,3 PPT,BB Content beyond syllabus covered (if any): NIL * duration: 50 mins

COURSE DELIVERY PLAN - THEORY Page! 4 of! 7 Unit : III Unit Syllabus: SEQUENTIAL LOGIC CIRCUITS (9) Static and Dynamic Latches and Registers, Timing issues, pipelines, clock strategies, Memory architecture and memory control circuits, Low power memory circuits, Synchronous and Asynchronous design Objective: To impart the knowledge on the transistor circuit level design of sequential circuits. 20 Static Latches and Registers: Bi stability principles, CMOS latches 1,3 PPT, BB 21 Dynamic Latches and Registers-Various CMOS styles 1,3 PPT, BB 22 Timing issues: Set up and hold time, timing metrics for sequential circuits 3 PPT, BB 23 Pipelines: Latch,register based pipeline, NOR-A CMOS logic style 1,3 PPT, BB 24 Clock strategies: Single phase, two phase,four phase clocking structures, synchronizer 3,6 PPT 25 Memory architecture and building blocks-ram,rom,cam 1,3,4 PPT, BB 26 Memory control circuits and peripheral circuits-address decoder, sense amplifiers, drivers 1,3 PPT 27 Low power memory circuits: Sources of power dissipation in memories Synchronous and Asynchronous design: Timing basics, 28 skew,clock distribution techniques. 1,3 PPT, BB 1,3 PPT, BB Content beyond syllabus covered (if any): NIL * duration: 50 mins

COURSE DELIVERY PLAN - THEORY Page! 5 of! 7 Unit : IV Unit Syllabus: DESIGNING ARITHMETIC BUILDING BLOCKS 9 Data path circuits, Architectures for ripple carry adders, carry look-ahead adders, High speed adders, accumulators, Multipliers, dividers, Barrel shifters, and speed area tradeoff. Objective: To understand MOS circuit realization of the various arithmetic building blocks that is common to any microprocessor or digital VLSI circuit. 29 Data path operations, Data path circuits 1,2,3 PPT 30 Architectures for ripple carry adders: Design of n- bit adders 31 Carry look ahead adders: Circuit design considerations 1,2,5 2,3 PPT PPT 32 High speed adders-carry select adder, Carry save adder, carry skip adder, Manchester adders 2,3,5 PPT 33 Accumulators, Priority encoder, Decoder-CMOS logic design 2,3 PPT, BB 34 Multipliers: Serial, parallel, Braun array multiplier 1,2,5 PPT, BB - CAT-II - - 35 Booth multiplier, Wallace tree multiplier 36 Dividers, Barrel shifters 3,5 2,3 PPT, BB PPT, BB 37 Speed and area tradeoff-adders, multipliers 1,2 PPT, BB Content beyond syllabus covered (if any): Priority encoder,decoder * duration: 50 mins

COURSE DELIVERY PLAN - THEORY Page! 6 of! 7 Unit : V Unit Syllabus: IMPLEMENTATION STRATEGIES 9 Full custom and Semi-custom design, Standard cell design and cell libraries, FPGA building block architectures, FPGA interconnect routing procedures. Objective: To impart knowledge on architectural choices and performance tradeoffs involved in designing and realizing the circuits in CMOS technology. 38 Programmable logic devices, Full custom design 1,2,6 PPT 39 Semi custom design -Standard cell design and cell libraries 1,2,3 PPT 40 Gate array based Implementation approaches 1,2,3 PPT 41 42 43 FPGA building block architectures: programmable logic structures- Actel FPGAs FPGA interconnect routing procedures: programmable Interconnect- Altera FPGAs FPGA interconnect routing procedures: programmable Interconnect- Xilinx FPGAs 2,3 PPT,BB 2,3 PPT 2,3 PPT 44 Algotronix, Concurrent logic 2,3 PPT,BB 45 Basics of VLSI testing 3,5 PPT,BB - CAT-III - - Content beyond syllabus covered (if any): Basics of VLSI testing * duration: 50 mins

COURSE DELIVERY PLAN - THEORY Page! 7 of! 7 Sub Code / Sub Name: EC16601/VLSI Design TEXTBOOKS: 1. Jan Rabaey, Anantha Chandrakasan, B.Nikolic, Digital Integrated Circuits: A Design Perspective, Second Edition, Prentice Hall of India, 2003. 2. M.J. Smith, Application Specific Integrated Circuits, Addisson Wesley, 1997 REFERENCES: 3. N.Weste, K.Eshraghian, Principles of CMOS VLSI Design, Second Edition, Addision Wesley 1993. 4. R.Jacob Baker, Harry W.LI., David E.Boyee, CMOS Circuit Design, Layout and Simulation, Prentice Hall of India 2005. 5. A.Pucknell, Kamran Eshraghian, BASIC VLSI Design, Third Edition, Prentice Hall of India, 2007. 6. http://nptel.ac.in/courses/117106093/ Prepared by Approved by Signature Name Dr.S.R.Malathi, Mr.M.Athappan, Ms. S.Sangeethapriya Dr.S.MuthuKumar Designation Associate Professor Assistant Professor Assistant Professor HOD-EC Date 18-12-2018 18-12-2018 Remarks *: Remarks *: * If the same lesson plan is followed in the subsequent semester/year it should be mentioned and signed by the Faculty and the HOD

2024 © hobbydocbox.com Privacy Policy | Terms of Service | Feedback