UM3202Q DFN UM3202A QFN UM3202H CSP8

Similar documents
2-Bit Bidirectional Voltage-Level Translator with Auto Direction Sensing and ±15kV ESD Protection

Description. Features. Pin Assignment. Function Block Diagram. Pin Description PI4ULS5V102

2-Bit Bidirectional Voltage Level Translator for Open-Drain and Push-Pull Applications UM2102S SOT23-6 General Description

Dual Bidirectional I 2 C-Bus and SMBus Voltage-Level Translator UM3212M8 MSOP8 UM3212DA DFN

Bidirectional Voltage Level Translator for Open-Drain and Push-Pull Applications UM2002S8 SOP8 UM2002U8 TSSOP8 General Description

1 2 3 D D C B GND V CCA V CCB. CSP-12 (Bottom View) Description. Features. Pin Configuration PI4ULS5V104

FXL4T245 Low Voltage Dual Supply 4-Bit Signal Translator with Configurable Voltage Supplies and Signal Levels and 3-STATE Outputs

High Speed, Low Voltage, Dual, DPDT Analog Switch

FXMAR2102 Dual-Supply, 2-Bit Voltage Translator / Isolator for I 2 C Applications

Order Number Package Number Eco Status Package Description

FXWA9306 Dual Bi-Directional I 2 C-Bus and SMBus Voltage- Level Translator

UM Ω Ultra Low ON-Resistance Dual SPDT Analog Switch UM5223 QFN General Description. Applications

FXMA108 Dual-Supply, 8-Bit Signal Translator with Configurable Voltage Supplies and Signals Levels, 3-State Outputs and Auto Direction Sensing

FXMAR2104 Dual-Supply, 4-Bit Voltage Translator / Isolator for Open-Drain and Push-Pull Applications

CBTS3306 Dual bus switch with Schottky diode clamping

FXMA2104 Dual-Supply, 4-Bit Voltage Translator / Buffer / Repeater / Isolator for Open-Drain Applications

74ALVC Low Voltage 16-Bit Bidirectional Transceiver with 3.6V Tolerant Inputs and Outputs and 26Ω Series Resistors in A Port Outputs

74LVC2G125. Description. Pin Assignments. Features. Applications DUAL BUFFER GATE WITH 3-STATE OUTPUTS 74LVC2G125. (Top View) 1OE VCC 2OE GND

Dual Supply, 2-Bit Voltage Translator / Buffer / Repeater / Isolator for I 2 C Applications

CBTS3253 Dual 1-of-4 FET multiplexer/demultiplexer with Schottky diode clamping

74LVCE1G126 SINGLE BUFFER GATE WITH 3-STATE OUTPUT. Pin Assignments. Description NEW PRODUCT. Features. Applications

The UM4684 is a sub 1Ω (0.5Ω at 2.7V) dual SPDT analog switch designed for low voltage

UNISONIC TECHNOLOGIES CO., LTD

Obsolete Product(s) - Obsolete Product(s)

Obsolete Product(s) - Obsolete Product(s)

UNISONIC TECHNOLOGIES CO., LTD U74CBTLV3125

1 OE 1D 2D 2Q 3Q 3D 4D 4Q GND 10

FST Bit Bus Switch

INTEGRATED CIRCUITS. 74F258A Quad 2-line to 1-line selector/multiplexer, inverting (3-State) Product specification 1996 Jan 05 IC15 Data Handbook

CBTD3257 Quad 1-of-2 multiplexer/demultiplexer with level shifting

TC7WPB8306L8X,TC7WPB8307L8X

Dual supply translating transceiver; auto direction sensing; 3-state

FST Bit Low Power Bus Switch

High Speed, Low Voltage, Dual, DPDT Analog Switch

UM Line ESD/EMI Protection for Color LCD Interfaces DFN General Description. Rev.06 Dec.

FST32X Bit Bus Switch

UM :XX. 6 Line ESD/EMI Protection for Color LCD Interfaces UM6401 DFN General Description

Obsolete Product(s) - Obsolete Product(s)

UNISONIC TECHNOLOGIES CO., LTD U74HCT245

INTEGRATED CIRCUITS. 74ABT125 Quad buffer (3-State) Product specification Supersedes data of 1996 Mar 05 IC23 Data Handbook.

74AC574 74ACT574 Octal D-Type Flip-Flop with 3-STATE Outputs

600mA, 1.2MHz, Synchronous Step-Down DC-DC Converter UM3501 SOT23-5 UM3501DA DFN Features. Efficiency (%) C3 10uF

CBT bit 1-of-2 multiplexer/demultiplexer with precharged outputs and Schottky undershoot protection for live insertion

UM4701/4711/8701/8711

4 Line ESD/EMI Protection for Color LCD Interfaces UM4401 DFN

INTEGRATED CIRCUITS. 74ABT574A Octal D-type flip-flop (3-State) Product specification 1995 May 22 IC23 Data Handbook

74LVC16245A/ 74LVCH16245A 16-bit bus transceiver with direction pin; 5V tolerant (3-State)

74LCX125 Low Voltage Quad Buffer with 5V Tolerant Inputs and Outputs

8-BIT SERIAL-INPUT SHIFT REGISTER WITH LATCHED 3-STATE OUTPUTS High-Performance Silicon-Gate CMOS

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

FST3253 Dual 4:1 Multiplexer/Demultiplexer Bus Switch

FSTD Bit Bus Switch with Level Shifting

INTEGRATED CIRCUITS. 74F219A 64-bit TTL bipolar RAM, non-inverting (3-State) Product specification 1996 Jan 05 IC15 Data Handbook

PI5C Bit Bus Switch with Individual Enables A 1 B 1 GND. Features. Description. Pin Configuration. Block Diagram.

UESD54B/55B/56B/57B/64B

DATA SHEET. 74LVCH32244A 32-bit buffer/line driver; 5 V input/output tolerant; 3-state INTEGRATED CIRCUITS

7WB Bit Bus Switch. The 7WB3126 is an advanced high speed low power 2 bit bus switch in ultra small footprints.

INTEGRATED CIRCUITS. 74F1244 Octal buffer (3-State) Product specification Apr 04. IC15 Data Handbook

74AC821 74ACT Bit D-Type Flip-Flop with 3-STATE Outputs

PI3USB10LP-A. USB 2.0 High-Speed (480 Mbps) Signal Switch Targeted for Battery Powered Applications. Description. Features.

74ALVT V/3.3V 16-bit buffer/driver with 30 termination resistors (3-State)

54LVTH Memory FEATURES: DESCRIPTION: 16-Bit Buffers/Drivers with 3-State Outputs. Logic Diagram

74AC574B OCTAL D-TYPE FLIP-FLOP WITH 3 STATE OUTPUTS (NON INVERTED)

UESD54B/55B/56B/57B/64B

UM4501/4511/6501/8501/8511

74LVC2G00. Pin Assignments. Description NEW PRODUCT. Features. Applications DUAL 2-INPUT NAND GATE 74LVC2G00. (Top View) VCC GND

74AC573 74ACT573 Octal Latch with 3-STATE Outputs

UM Line ESD/EMI Protection for Color LCD Interfaces DFN General Description. Rev.10 Mar.

74ABT bit buffer/line driver, non-inverting (3-State)

Obsolete Product(s) - Obsolete Product(s)

SCAN18374T D-Type Flip-Flop with 3-STATE Outputs

Obsolete Product(s) - Obsolete Product(s)

74ABT2244 Octal buffer/line driver with 30Ω series termination resistors (3-State)

74AC574 74ACT574 Octal D-Type Flip-Flop with 3-STATE Outputs

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

PI3CH Bit Bus Switch, Enable Low 1.8V/2.5V/3.3V, High-Bandwidth, Hot Plug

74AC299 74ACT299 8-Input Universal Shift/Storage Register with Common Parallel I/O Pins

FST Bit Bus Switch

INTEGRATED CIRCUITS. CBT3245 Octal bus switch. Product specification Supersedes data of 1998 Dec Jun 19

PI3C3126. Description. Features. 14-Pin Configuration. Applications. Block Diagram. 16-Pin Configuration. Truth Table (1) Pin Description.

GTL bit bi-directional low voltage translator

MM74HC4066 Quad Analog Switch

Dual-supply voltage level translator/transceiver; 3-state

CD54/74AC245, CD54/74ACT245

Obsolete Product(s) - Obsolete Product(s)

Low-power dual supply buffer/line driver; 3-state

NC7SZ125 TinyLogic UHS Buffer with Three-State Output

74LVX257 LOW VOLTAGE CMOS QUAD 2 CHANNEL MULTIPLEXER (3-STATE) WITH 5V TOLERANT INPUTS

Dual DPDT Ultra-Low R ON

74AC245 74ACT245 Octal Bidirectional Transceiver with 3-STATE Inputs/Outputs

FXLH1T45 Low Voltage 1-Bit Bi-directional Level Translator with Configurable Voltage Supplies and Bushold Data Inputs

74LCX573TTR OCTAL D-TYPE LATCH NON-INVERTING (3-STATE) WITH 5V TOLERANT INPUTS AND OUTPUTS

PI3C V/3.3V, High Bandwidth, Hot Insertion 8-Bit, 2-Port, Bus Switch. Description. Features. Pin Configuration. Block Diagram.

LMS75LBC176 Differential Bus Transceivers

PI3CH360 3-Channel 2:1 Mux/DeMux, Enable Low 1.8V/2.5V/3.3V, High-Bandwidth, Hot Plug

M74HC4094TTR 8 BIT SIPO SHIFT LATCH REGISTER (3-STATE)

SCAN16512A Low Voltage Universal 16-bit IEEE Bus Transceiver with TRI-STATE Outputs

USB1T20 Universal Serial Bus Transceiver

PI74STX2G Bit Level Shifting Buffer/Transceiver with Configurable Dual Supply Voltage. Features. Description. Block Diagram

PO3B402A. High Bandwidth Potato Chip OE1 Y1+ Y1- GND SEL3 SEL1 D3- D3+ OE2 Y2+ Y2- Y3+ M3- M3+ OE3 SEL2 OE3 Y3+ Y3- SEL3 OE4 Y4+ Y4- SEL4

Transcription:

2-Bit Bidirectional oltage-level Tralator for Open-Drain and Push-Pull Application Q DFN8 1.70 1.35 A QFN10 1.8 1.4 H CSP8 1.9 0.9 General Description The Q/3202A/3202H is ±15k dual channel ESD-protected level tralator provide the level shifting necessary to allow data trafer in a multi-voltage system. Externally applied voltages, CCB and CCA, set the logic levels on either side of the device. A low-voltage logic signal present on the CCA side of the device appears as a high-voltage logic signal on the CCB side of the device, and vice-versa. The Q/3202A/3202H bidirectional level tralator utilizes a tramission-gate based design to allow data tralation in either direction ( CCA CCB ) on any single data line. The Q/3202A/3202H accepts CCA from +1.65 to +3.6 and CCB from +2.3 to +5.5, making it ideal for data trafer between low-voltage ASICs / PLDs and higher voltage systems. The Q/3202A/3202H enters a three-state output mode to reduce supply current when output enable (OE) is low. The Q/3202A/3202H is designed so that the OE input circuit is supplied by CCA. ±15k ESD protection on the CCB side for greater protection in applicatio that route signals externally. The Q is a dual level tralator available in DFN8 1.70 1.35, the A is a dual level tralator available in QFN10 1.8 1.4, and the H is a dual level tralator available in CSP8 1.9 0.9 package. Applicatio SPI, MICROWIRE, and I 2 C Level Tralation Low-oltage ASIC Level Tralation Smart Card Readers Cell-Phone Cradles Portable POS Systems Portable Communication Devices Low-Cost Serial Interfaces Cell-Phones GPS Telecommunicatio Equipment Features Max Data Rates: 24Mbps(Push Pull), 2Mbps(Open Drain) Bidirectional Level Tralation 1.65 to 3.6 on A Port and 2.3 to 5.5 on B Port ( CCA CCB ) ±15k ESD Protection on B Port No Power-Supply Sequencing Required CCA or CCB can be Ramped First DFN8, QFN10 and CSP8 Packages http://www.union-ic.com Rev.07 Apr.2014 1/14

Pin Configuratio Top iew (Top iew) Marking PIN 1 AH M M: Month Code Q DFN8 1.70 1.35 (Top iew) A1 A2 3 4 CCA 2 CCB 1 10 9 B1 B2 Marking PIN 1 AA M OE 5 6 7 NC NC 8 GND M: Month Code A QFN10 1.8 1.4 (Bottom iew) A2 CCA 4 3 5 6 A1 OE Marking Ball 1 EBA M GND 2 7 CCB B2 1 8 B1 M: Month Code H CSP8 1.9 0.9 http://www.union-ic.com Rev.07 Apr.2014 2/14

Pin Description Pin Name CCA A1 A2 GND OE B2 B1 CCB Function A-Port supply voltage. 1.65 CCA 3.6 and CCA CCB Input/Output 1. Referenced to CCA Input/Output 2. Referenced to CCA Ground 3-state output enable. Pull OE low to place all outputs in 3-state mode. Referenced to CCA Input/Output 2. Referenced to CCB Input/Output 1. Referenced to CCB B-Port supply voltage. 2.3 CCB 5.5 Ordering Information Part Number Packaging Type Marking Code Shipping Qty Q DFN8 1.70 1.35 AH A QFN10 1.8 1.4 AA H CSP8 1.9 0.9 EBA 3000pcs/7Inch Tape & Reel Absolute Maximum Ratings (Note 1) Over operating free-air temperature range (unless otherwise noted) Symbol Parameter alue Unit CCA Supply oltage Range -0.5 to +4.5 CCB Supply oltage Range -0.5 to +6.5 I Input oltage Range A ports -0.5 to +4.5 B ports -0.5 to +6.5 O oltage Range applied to any output in A ports -0.5 to +4.5 the high-impedance or power-off state B ports -0.5 to +6.5 O oltage Range applied to any output in A ports -0.5 to ( CCA +0.5) the high or low state (Note 2) B ports -0.5 to ( CCB +0.5) I IK Input Clamp Current I <0-50 ma I OK Output Clamp Current O <0-50 ma I O Continuous Output Current ±50 ma Continuous Current through CCA, CCB, or GND ±100 ma T OP Operating Temperature Range -40 to +85 C T STG Storage Temperature Range -65 to +150 C Note1. Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditio beyond those indicated under "recommended operating conditio" is not implied. Exposure to absolute-maximum-rated conditio for extended periods may affect device reliability. Note2. The value of CCA and CCB are provided in the recommended operating conditio table. http://www.union-ic.com Rev.07 Apr.2014 3/14

Recommended Operating Conditio (Note 1, 2) Symbol Parameter CCA CCB Min Max Unit CCA 1.65 3.6 Supply oltage CCB 2.3 5.5 IH 1.65 to 1.95 A- Port 2.3 to 5.5 CCI -0.2 CCI High Level Input 2.3 to 3.6 CCI -0.4 CCI oltage B- Port 1.65 to 3.6 2.3 to 5.5 CCI -0.4 CCI OE CCA 0.65 5.5 IL A- Port 0 0.15 Low Level Input B- Port 1.65 to 3.6 2.3 to 5.5 0 0.15 oltage OE 0 CCA 0.35 A-Port push-pull 10 Δt/Δ driving Input Traition B-Port 1.65 to 3.6 2.3 to 5.5 Rise or Fall Time push-pull 10 driving / Control input 10 Note1. CCI is the supply voltage associated with the input port. Note2. CCA must be less than or equal to CCB and must not exceed 3.6. Electrical Characteristics (Note 1, 2, 3) Over recommended operating free-air temperature range (unless otherwise noted) Parameter Test Conditio CCA CCB T A =25-40 to 85 Typ Max Min Max Unit OHA I OH =-20μA 1.65 to 3.6 2.3 to 5.5 CCA 0.8 OLA I OL =1mA 1.65 to 3.6 2.3 to 5.5 0.4 OHB IOH=-20μA 1.65 to 3.6 2.3 to 5.5 CCB 0.8 OLB I OL =1mA 1.65 to 3.6 2.3 to 5.5 0.4 I I OE I = CCI or GND 1.65 to 3.6 2.3 to 5.5 ±1 ±2 μa I OZ A or B Port OE= IL 1.65 to 3.6 2.3 to 5.5 ±1 ±2 μa I CCA 1.65 to CCB 2.3 to 5.5 2.4 I = O =open, 3.6 0 2.2 I O =0 0 5.5-1 μa I CCB 1.65 to CCB 2.3 to 5.5 12 I = O =open, 3.6 0-1 I O =0 0 5.5 1 μa I CCA +I CCB I = O =open, I O =0 1.65 to 3.6 2.3 to 5.5 14.4 μa C i OE 3.3 3.3 2.5 3.5 pf C io A Port 5 6.5 3.3 3.3 B Port 12 16.5 pf Note1. CCI is the supply voltage associated with the input port. Note2. CCO is the supply voltage associated with the output port. Note3. CCA must be less than or equal to CCB and must not exceed 3.6. http://www.union-ic.com Rev.07 Apr.2014 4/14

Timing Requirements Over recommended operating free-air temperature range, CCA = 1.8±0.15 (unless otherwise noted) Data Rate t w Pulse duration CCB =2.5 ±0.2 CCB =3.3 ±0.3 CCB =5 ±0.5 Min Max Min Max Min Max Push-pull driving 24 24 24 Open-drain driving 2 2 2 Push-pull driving Data 41 41 41 Open-drain driving inputs 500 500 500 Unit Mbps Timing Requirements Over recommended operating free-air temperature range, CCA = 2.5±0.2 (unless otherwise noted) Data Rate t w Pulse duration CCB =2.5 ±0.2 CCB =3.3 ±0.3 CCB =5 ±0.5 Min Max Min Max Min Max Push-pull driving 24 24 24 Open-drain driving 2 2 2 Push-pull driving Data 41 41 41 Open-drain driving inputs 500 500 500 Unit Mbps Timing Requirements Over recommended operating free-air temperature range, CCA = 3.3±0.3 (unless otherwise noted) Data Rate t w Pulse duration CCB =3.3 ±0.3 CCB =5 ±0.5 Min Max Min Max Push-pull driving 24 24 Open-drain driving 2 2 Push-pull driving 41 41 Data inputs Open-drain driving 500 500 Unit Mbps http://www.union-ic.com Rev.07 Apr.2014 5/14

Switching Characteristics Over recommended operating free-air temperature range, CCA = 1.8±0.15 (unless otherwise noted) Parameter CCB =2.5 CCB =3.3 CCB =5 From To Test ±0.2 ±0.3 ±0.5 (Input) (Output) Conditio Min Max Min Max Min Max Unit Push-pull 4.6 4.7 5.8 t PHL Open-drain 2.9 8.8 2.9 9.6 3 10 A B Push-pull 6.8 6.8 7 t PLH Open-drain 45 260 36 208 27 198 Push-pull 4.4 4.5 4.7 t PHL Open-drain 1.9 5.3 1.1 4.4 1.2 4 B A Push-pull 5.3 4.5 0.5 t PLH Open-drain 45 175 36 140 27 102 t en OE A 200 200 200 B 200 200 200 t dis OE A 50 40 35 B 50 40 35 t ra A port rise time Push-pull 3.2 9.5 2.3 9.3 2 7.6 Open-drain 38 165 30 132 22 95 t rb B port rise time Push-pull 4 10.8 2.7 9.1 2.7 7.6 Open-drain 34 145 23 106 10 58 t fa A port fall time Push-pull 2 5.9 1.9 6 1.7 13.3 Open-drain 4.4 6.9 4.3 6.4 4.2 6.1 t fb B port fall time Push-pull 2.9 7.6 2.8 7.5 2.8 8.8 Open-drain 6.9 13.8 7.5 16.2 7 16.2 t SK(O) Channel-to-channel 1 1 1 Max data Push-pull 24 24 24 rate Open-drain 2 2 2 Mbps http://www.union-ic.com Rev.07 Apr.2014 6/14

Switching Characteristics Over recommended operating free-air temperature range, CCA = 2.5±0.2 (unless otherwise noted) Parameter CCB =2.5 CCB =3.3 CCB =5 From To Test ±0.2 ±0.3 ±0.5 (Input) (Output) Conditio Min Max Min Max Min Max Unit Push-pull 3.2 3.3 3.4 t PHL Open-drain 1.7 6.3 2 6 2.1 5.8 A B Push-pull 3.5 4.1 4.4 t PLH Open-drain 43 250 36 206 27 190 Push-pull 3 3.6 4.3 t PHL Open-drain 1.8 4.7 2.6 4.2 1.2 4 B A Push-pull 2.5 1.6 0.7 t PLH Open-drain 44 170 37 140 27 103 t en OE A 200 200 200 B 200 200 200 t dis OE A 50 40 35 B 50 40 35 t ra A port rise time Push-pull 2.8 7.4 2.6 6.6 1.8 5.6 Open-drain 34 149 28 121 24 89 t rb B port rise time Push-pull 3.2 8.3 2.9 7.2 2.4 6.1 Open-drain 35 151 24 112 12 64 t fa A port fall time Push-pull 1.9 5.7 1.9 5.5 1.8 5.3 Open-drain 4.4 6.9 4.3 6.2 4.2 5.8 t fb B port fall time Push-pull 2.2 7.8 2.4 6.7 2.6 6.6 Open-drain 5.1 8.8 5.4 9.4 5.4 10.4 t SK(O) Channel-to-channel 1 1 1 Max data Push-pull 24 24 24 rate Open-drain 2 2 2 Mbps http://www.union-ic.com Rev.07 Apr.2014 7/14

Switching Characteristics Over recommended operating free-air temperature range, CCA = 3.3±0.3 (unless otherwise noted) Parameter CCB =3.3 CCB =5 From To Test Conditio ±0.3 ±0.5 (Input) (Output) Min Max Min Max Unit Push-pull 2.4 3.1 t PHL Open-drain 1.2 4.2 1.4 4.6 A B Push-pull 4.2 4.4 t PLH Open-drain 36 204 28 165 Push-pull 2.5 3.3 t PHL Open-drain 1 124 1 97 B A Push-pull 2.5 2.6 t PLH Open-drain 3 139 3 105 t en OE A 200 200 B 200 200 t dis OE A 40 35 B 40 35 t ra A port rise time Push-pull 2.3 5.6 1.9 4.8 Open-drain 25 116 19 85 t rb B port rise time Push-pull 2.5 6.4 2.1 7.4 Open-drain 26 116 14 72 t fa A port fall time Push-pull 2 5.4 1.9 5 Open-drain 4.3 6.1 4.2 5.7 t fb B port fall time Push-pull 2.3 7.4 2.4 7.6 Open-drain 5 7.6 4.8 8.3 t SK(O) Channel-to-channel 1 1 Max data Push-pull 24 24 rate Open-drain 2 2 Mbps. http://www.union-ic.com Rev.07 Apr.2014 8/14

Applicatio Information The Q/3202A/3202H can be used in level-tralation applicatio for interfacing devices or systems operating at different interface voltages with one another. The Q/3202A/3202H is ideal for use in application where an open-drain driver is connected to the data I/Os. The Q/3202A/3202H can also be used in applicatio where a push-pull driver is connected to the data I/Os, but the UM3302 might be a better option for such push-pull applicatio. Block Diagram The Q/3202A/3202H (block diagram see Figure 1) does not require a direction-control signal to control the direction of data flow from A to B or from B to A. Each A-port I/O has an internal 10-kΩ pullup resistor to CCA, and each B-port I/O has an internal 10-kΩ pullup resistor to CCB. During a rising edge, the one-shot tur on the PMOS traistors (PU1, PU2) for a short duration, which speeds up the low-to-high traition. CCA CCB PU1 ONE- SHORT BLOCK ONE- SHORT BLOCK PU2 GATE BIAS I/O A_ N I/O B_ Input Driver Requirements Figure 1 Block Diagram of Q/3202A/3202H I/O Cell The fall time (t fa, t fb ) of a signal depends on the output impedance of the external device driving the data I/Os of the Q/3202A/3202H. Similarly, the t PHL and the maximum date rates also depend on the output impedance of the external driver. The values for t fa, t fb, t PHL, and the maximum date rates in the data sheet assume that the output impedance of the external driver is less than 50Ω. Power Up During operation, eure that CCA CCB at all times. During power-up sequencing, CCA CCB does not damage the device, so any power supply can be ramped up first. Enable and Disable The Q/3202A/3202H has an OE input that is used to disable the device by setting OE = low, which places all I/Os in the high-impedance (Hi-Z) state. The disable time (tdis) indicates the delay between the time when OE goes low and when the outputs actually get disabled (Hi-Z). The enable time (ten) indicates the amount of time the user must allow for the one-shot circuitry to become operational after OE is taken high. http://www.union-ic.com Rev.07 Apr.2014 9/14

Pullup or Pulldown Resistors on I/O Lines Each A-port I/O has an internal 10-kΩ pullup resistor to CCA, and each B-port I/O has an internal 10-kΩ pullup resistor to CCB. If a smaller value of pullup resistor is required, an external resistor must be added from the I/O to CCA or CCB (in parallel with the internal 10-kΩ resistor). Test Circuits CCI CCO CCI CCO DUT DUT IN OUT IN OUT 15pF 1MΩ 15pF 1MΩ Data Rate, Pulse Duration, Propagation Delay, Output Rise and Fall Time measurement using a push-pull driver Data Rate, Pulse Duration, Propagation Delay, Output Rise and Fall Time measurement using an open-drain driver From Output Under Test 50kΩ S1 2 CCO Open 15pF 50kΩ TEST S1 Load Circuit for Enable/Disable Time Measurement T PZL/T PLZ T PHZ/T PZH 2 CCO Open t w CCI Input CCI/2 CCI/2 0 oltage Waveforms Pulse Duration Input Output CCI/2 t PLH CCO/2 t r 0.9 CCO 0.1 CCO CCI/2 t PHL CCO/2 oltage Waveforms Propagation Delay Times t f CCI 0 OH OL Output Output EN 50% L 50% 50% t PZL t PZH t PLZ t PHZ 10% 90% oltage Waveforms Propagation Disable Times GND HIGH IMPEDANCE OL OH HIGH IMPEDANCE A. C L includes probe and jig capacitances. B. Waveform 1 is for an output with internal conditio such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditio such that the output is high, except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR 100MHz, Z O =50Ω, dv/dt 1/. D. The outputs are measured one at a time, with one traition per measurement. E. T PLZ and T PHZ are the same as t dis. F. T PZL and T PZH are the same as t en. G. T PLH and T PHL are the same as t pd. H. CCI is the CC associated with the input port. I. CCO is the CC associated with the output port. J. All parameters and waveforms are not applicable to all devices. Figure 2 Load Circuits and oltage Waveforms http://www.union-ic.com Rev.07 Apr.2014 10/14

1.65 Package Information Outline Drawing Q: DFN8 1.70 1.35 DIMENSIONS PIN 1 DOT BY MARKING D Top iew A A3 E Side iew e Bottom iew A1 b L PIN1 ID CHAMFER Symbol MILLIMETERS Min Typ Max A 0.50 0.55 0.60 A1 0.00-0.05 A3 0.15REF D 1.65 1.70 1.75 E 1.30 1.35 1.40 e 0.40BSC b 0.15 0.20 0.25 L 0.45 0.50 0.55 Land Pattern 0.25 0.40 0.65 NOTES: 1. Compound dimeion: 1.70 1.35; 2. Unit: mm; 3. General tolerance ±0.05mm unless otherwise specified; 4. The layout is just for reference. Tape and Reel Orientation AH M http://www.union-ic.com Rev.07 Apr.2014 11/14

Outline Drawing D TOP IEW A A1 L SIDE IEW E e b A3 A: QFN10 1.8 1.4 L1 BOTTOM IEW PIN 1 IDENTIFICATION Symbol DIMENSIONS MILLIMETERS INCHES Min Typ Max Min Typ Max A 0.50 0.55 0.60 0.020 0.022 0.024 A1 0.00-0.05 0.00-0.002 A3 0.15REF 0.006REF b 0.15 0.20 0.25 0.006 0.008 0.010 D 1.35 1.40 1.45 0.054 0.056 0.058 E 1.75 1.80 1.85 0.07 0.072 0.074 e 0.40BSC 0.016BSC L 0.30 0.40 0.50 0.012 0.016 0.020 L1 0.40 0.50 0.60 0.016 0.020 0.024 Land Pattern 1.70 0.663 9 0.563 1 0.40 10 0.225 2.10 NOTES: 1. Compound dimeion: 1.80 1.40; 2. Unit: mm 3. General tolerance ±0.05mm unless otherwise specified; 4. The layout is just for reference. Tape and Reel Orientation AA M http://www.union-ic.com Rev.07 Apr.2014 12/14

Outline Drawing H: CSP8 1.9 0.9 D E Top iew A Ball 1 Index Aera Side iew b A1 E1 C Bottom iew e L D1 DIMENSIONS Symbol MILLIMETERS INCHES Min Max Min Max A 0.65 0.026 A1 0.21 0.24 0.008 0.010 D 1.85 1.95 0.074 0.078 E 0.85 0.95 0.034 0.038 D1 1.50BSC 0.06BSC E1 0.50BSC 0.020BSC e 0.50BSC 0.02BSC b 0.27 0.32 0.011 0.013 C 0.25BSC 0.01BSC L 0.25BSC 0.01BSC Land Pattern D=0.24 0.50 0.50 NOTES: 1. Bump is Lead Free Sn/Ag/Cu. 2. Unit: mm; 3. Non-solder mask defined copper landing pad. 4. Laser Mark on silicon die back; back-lapped. Tape and Reel Orientation EBA M http://www.union-ic.com Rev.07 Apr.2014 13/14

IMPORTANT NOTICE The information in this document has been carefully reviewed and is believed to be accurate. Nonetheless, this document is subject to change without notice. Union assumes no respoibility for any inaccuracies that may be contained in this document, and makes no commitment to update or to keep current the contained information, or to notify a person or organization of any update. Union reserves the right to make changes, at any time, in order to improve reliability, function or design and to attempt to supply the best product possible. Union Semiconductor, Inc Add: 2F, No. 3, Lane 647 Songtao Road, Shanghai 201203 Tel: 021-51093966 Fax: 021-51026018 Website: www.union-ic.com http://www.union-ic.com Rev.07 Apr.2014 14/14