UNIVERSITY OF CALIFORNIA. EECS 145M: Microcomputer Interfacing Lab

Similar documents
145M Final Exam Solutions page 1 May 11, 2010 S. Derenzo R/2. Vref. Address encoder logic. Exclusive OR. Digital output (8 bits) V 1 2 R/2

PART I: The questions in Part I refer to the aliasing portion of the procedure as outlined in the lab manual.

EECS 452 Midterm Exam (solns) Fall 2012

CHAPTER ELEVEN - Interfacing With the Analog World

Based with permission on lectures by John Getty Laboratory Electronics II (PHSX262) Spring 2011 Lecture 9 Page 1

Lab 12 Laboratory 12 Data Acquisition Required Special Equipment: 12.1 Objectives 12.2 Introduction 12.3 A/D basics

Lab 8 D/A Conversion and Waveform Generation Lab Time: 9-12pm Wednesday Lab Partner: Chih-Chieh Wang (Dennis) EE145M Station 13

EE 422G - Signals and Systems Laboratory

EECS 452 Midterm Exam Winter 2012

Chapter 7. Introduction. Analog Signal and Discrete Time Series. Sampling, Digital Devices, and Data Acquisition

P a g e 1. Introduction

Laboratory Assignment 1 Sampling Phenomena

Laboratory Experiment #1 Introduction to Spectral Analysis

AD9772A - Functional Block Diagram

Digital Design Laboratory Lecture 7. A/D and D/A

Theoretical 1 Bit A/D Converter

Design Implementation Description for the Digital Frequency Oscillator

1. R-2R ladder Digital-Analog Converters (DAC). Connect the DAC boards (2 channels) and Nexys 4 board according to Fig. 1.

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences

INTRODUCTION TO COMMUNICATION SYSTEMS LABORATORY IV. Binary Pulse Amplitude Modulation and Pulse Code Modulation

y(n)= Aa n u(n)+bu(n) b m sin(2πmt)= b 1 sin(2πt)+b 2 sin(4πt)+b 3 sin(6πt)+ m=1 x(t)= x = 2 ( b b b b

Advanced Digital Signal Processing Part 2: Digital Processing of Continuous-Time Signals

Module 5. DC to AC Converters. Version 2 EE IIT, Kharagpur 1

LLRF4 Evaluation Board

332:223 Principles of Electrical Engineering I Laboratory Experiment #2 Title: Function Generators and Oscilloscopes Suggested Equipment:

Microprocessors & Interfacing

ENGR 210 Lab 12: Sampling and Aliasing

Sampling and Reconstruction

Computer Architecture Laboratory

Analog Input and Output. Lecturer: Sri Parameswaran Notes by: Annie Guo

Cyber-Physical Systems ADC / DAC

Grundlagen Microcontroller Counter/Timer. Günther Gridling Bettina Weiss

Analyzing A/D and D/A converters

The Fundamentals of Mixed Signal Testing

Exercise Generation and Demodulation of DPSK Signal

QUICK START GUIDE FOR DEMONSTRATION CIRCUIT BIT, 250KSPS ADC

Signal Processing for Digitizers

EECS 452 Midterm Closed book part Winter 2013

DS1802 Dual Audio Taper Potentiometer With Pushbutton Control

LAB Week 7: Data Acquisition

ECE 2111 Signals and Systems Spring 2012, UMD Experiment 9: Sampling

PHYS225 Lecture 22. Electronic Circuits

LINEAR APPLICATIONS OF OPERATIONAL AMPLIFIERS

CHAPTER 4 FIELD PROGRAMMABLE GATE ARRAY IMPLEMENTATION OF FIVE LEVEL CASCADED MULTILEVEL INVERTER

SIGMA-DELTA CONVERTER

When you have completed this exercise, you will be able to relate the gain and bandwidth of an op amp

EE-4022 Experiment 2 Amplitude Modulation (AM)

Section 22. Basic 8-bit A/D Converter

Stratix II Filtering Lab

Data Acquisition Systems. Signal DAQ System The Answer?

Lab 6: Building a Function Generator

Frequency Domain Representation of Signals

d. Can you find intrinsic gain more easily by examining the equation for current? Explain.

EET 223 RF COMMUNICATIONS LABORATORY EXPERIMENTS

New Features of IEEE Std Digitizing Waveform Recorders

TE 302 DISCRETE SIGNALS AND SYSTEMS. Chapter 1: INTRODUCTION


Section 1. Fundamentals of DDS Technology

EXPERIMENT NUMBER 2 BASIC OSCILLOSCOPE OPERATIONS

DIGITAL SIGNAL PROCESSING LABORATORY

High Group Hz Hz. 697 Hz A. 770 Hz B. 852 Hz C. 941 Hz * 0 # D. Table 1. DTMF Frequencies

A DSP IMPLEMENTED DIGITAL FM MULTIPLEXING SYSTEM

6. Explain control characteristics of GTO, MCT, SITH with the help of waveforms and circuit diagrams.

ME 461 Laboratory #2 Timers and Pulse-Width Modulation

Data Conversion Circuits & Modulation Techniques. Subhasish Chandra Assistant Professor Department of Physics Institute of Forensic Science, Nagpur

Intro To Engineering II for ECE: Lab 7 The Op Amp Erin Webster and Dr. Jay Weitzen, c 2014 All rights reserved.

Moku:Lab. Specifications INSTRUMENTS. Moku:Lab, rev

What the LSA1000 Does and How

Scanning Digital Radar Receiver Project Proposal. Ryan Hamor. Project Advisor: Dr. Brian Huggins

Experiment 2: Electronic Enhancement of S/N and Boxcar Filtering

Cyclone II Filtering Lab

LABORATORY 6 v3 TIME DOMAIN

The quality of the transmission signal The characteristics of the transmission medium. Some type of transmission medium is required for transmission:

LV-Link 3.0 Software Interface for LabVIEW

CHAPTER 4 CONTROL ALGORITHM FOR PROPOSED H-BRIDGE MULTILEVEL INVERTER

Operating Manual Ver.1.1

Analog to digital and digital to analog converters

8-/4-/2-Channel, 14-Bit, Simultaneous-Sampling ADCs with ±10V, ±5V, and 0 to +5V Analog Input Ranges

Digital Applications of the Operational Amplifier

TLC545C, TLC545I, TLC546C, TLC546I 8-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL AND 19 INPUTS

Contents. CALIBRATION PROCEDURE NI PXIe-5668R 14 GHz and 26.5 GHz Signal Analyzer

Fall 2009 ElEn 256 Analog and Digital Signal Processing

Michael F. Toner, et. al.. "Distortion Measurement." Copyright 2000 CRC Press LLC. <

6.111 Lecture # 15. Operational Amplifiers. Uses of Op Amps

II Year (04 Semester) EE6403 Discrete Time Systems and Signal Processing

EE EXPERIMENT 1 (2 DAYS) BASIC OSCILLOSCOPE OPERATIONS INTRODUCTION DAY 1

Application Note #5 Direct Digital Synthesis Impact on Function Generator Design

DIGITAL FILTERING OF MULTIPLE ANALOG CHANNELS

Analog to Digital Conversion

Chapter 2 Analog-to-Digital Conversion...

EE251: Tuesday October 10

ME 461 Laboratory #3 Analog-to-Digital Conversion

EKT 314/4 LABORATORIES SHEET

Electronics EECE2412 Spring 2016 Exam #1

The need for Data Converters

Appendix B. Design Implementation Description For The Digital Frequency Demodulator

5 V, 12-Bit, Serial 3.8 s ADC in 8-Pin Package AD7895

L9: Analog Building Blocks (OpAmps, A/D, D/A)

Operational Amplifier

Advanced Lab LAB 6: Signal Acquisition & Spectrum Analysis Using VirtualBench DSA Equipment: Objectives:

Transcription:

NAME (please print) STUDENT (SID) NUMBER UNIVERSITY OF CALIFORNIA College of Engineering Electrical Engineering and Computer Sciences Berkeley EECS 145M: Microcomputer Interfacing Lab LAB REPORTS: 1 (100 max) 8 (100 max) 21 (100 max) 2 (100 max) 9 (100 max) 22 (100 max) 3 (100 max) 10 (100 max) 23 (100 max) * two lowest grades dropped 25 (100 max) HIGHEST 8 LAB GRADES 7/8 MID-TERM FINAL EXAM TOTAL COURSE GRADE (700 max) (100 max) (200 max) (1000 max) COURSE LETTER GRADE Spring 1991 FINAL EXAM May 20, 1991 Answer the questions on the following pages completely, but as concisely as possible. The exam is to be taken closed book. Although the exam was designed to be completed in two hours, you can use the full three hour assigned period. Use the reverse side of the exam sheets if you need more space. Calculators are OK but not needed. In answering the problems, you are not limited by the particular equipment you used in the laboratory exercises. Many formulae from the course have been provided for you on the last page. Partial credit can only be given if you show your work. FINAL EXAM GRADE : 1 (42 max) 3 (30 max) 5 (30 max) 2 (48 max) 4 (50 max) TOTAL (200 max) Spring 1991 EECS 145M Final Exam page 1 S. Derenzo/L. Bushnell

Problem 1 (total 42 points): Define the following terms (30 words or less) a. (6 points) Glitch (of a D/A converter) b. (6 points) Handshaking (between any sender and receiver- either could be the computer) c. (6 points) Frequency Aliasing Spring 1991 EECS 145M Final Exam page 2 S. Derenzo/L. Bushnell

Problem 1 (continued): d. (6 points) Sample and Hold Amplifier e. (6 points) Settling Time (of a D/A converter) f. (6 points) Two s Complement g. (6 points) Formants of Vowels Spring 1991 EECS 145M Final Exam page 3 S. Derenzo/L. Bushnell

Problem 2 (48 points) Design a microcomputer-based data acquisition system that contains a microcomputer and a number of external circuits. Your design must satisfy the requirements given below: The microcomputer: Has a disk drive, keyboard, screen, and a binary I/O port with 16 input and 16 output lines. Has an internal timer board with a 9513 counter/timer chip (like the one you used in labs 2 and 3). Assume a clock speed of 1 MHz. You can call a function setup_go (T,N) that does the following: (i) Sets up the timer board to use two 16-bit cascaded counters (numbers 0 and 1) for controlling the time interval T between output pulses. Assume that it counts down to zero, produces an output pulse on an external line, reloads, and then resumes counting down. (ii) Sets up the timer board to use two 16-bit counters (numbers 2 and 3) to control the number of pulses N. Assume that it counts down for every output pulse and stops at zero. (iii) Starts the counters. You have another function counter(m) that returns the contents of counters M and M+1 as a packed 32-bit integer. Your program should ask the user for the number of samples, the time interval between samples, and the name of the output data file. Your program should wait until the requested number of samples has been taken, read the sample values, and write them to the output data file. A/D converter: Has a successive approximation 16-bit A/D converter with 10 µs conversion time and 0 20 volt input range. Your design must insure that the A/D input is constant during the 10 µs conversion time. Conversion is initiated by the low-to-high edge of a start conversion pulse. The A/D produces a low-high-low output pulse when conversion is complete and the 16 data bits are stable. Adder: Has two input lines and 20 output lines. A low-to-high edge on one input line causes the adder to be set to zero and a low-to-high edge on the other input line causes the number to be incremented (increased) by one. The number is always present on the 20 output lines. Memory: Has 2 20 16-bit storage locations. There are 20 address lines (input) and 16 data lines (input and output). An additional input line ( R / W ) is used to determine whether the address on the memory chip is being written to or read from. The low-to-high edge of another input line (CS) clocks data between memory and the external data lines. If R / W is high, a low-to-high edge of CS reads data from memory to the data lines. If R / W is low, a low-to-high edge of CS writes data from the data lines into memory. The memory location is always that specified by the address lines. Anti-aliasing filter: You have instructed the user of your data acquisition system to use an anti-aliasing filter, whose design depends on the desired sampling frequency and the frequency content of the signal. Spring 1991 EECS 145M Final Exam page 4 S. Derenzo/L. Bushnell

Problem 2 (continued): Note: Unlike Laboratory Exercise 9 (A/D Conversion and Periodic Sampling), the computer is not used to take the individual samples - only to provide the user interface, to set up and start the sampling, and to retrieve the sampled values after they have been taken. Other circuits may be needed in your design to satisfy the requirements. Do the following: a. (14 points) Draw the block diagram for the microcomputer, external circuits, and the lines that connect them. Label every essential item, control line, and data line. b. (14 points) Describe in step-by-step sequence how your program and external circuit works. (There is no need to write detailed C code- just a flow chart in list form) Spring 1991 EECS 145M Final Exam page 5 S. Derenzo/L. Bushnell

Problem 2 (continued): c. (5 points) What are the minimum and maximum sampling rates that the system can perform? d. (5 points) What is the maximum number of samples that can be stored in memory and how long would it take to acquire them at the maximum sampling rate? e. (5 points) The A/D data sheet claims a differential linearity of ±4 LSB. Describe what this means (in terms of input voltage) to someone who is not familiar with this A/D characteristic. f. (5 points) For a signal containing noise from 0 to 10 khz and a sampling frequency of 1 khz, what anti-aliasing filter would you advise? Spring 1991 EECS 145M Final Exam page 6 S. Derenzo/L. Bushnell

Problem 3 (total 30 points): Briefly describe the following processes. Be sure to include all necessary steps (pretend that you are writing a detailed procedure for an inexperienced young colleague). a. (10 points) Digital Filtering of a Sampled Waveform with Analog Output b. (10 points) Sampling, Digital Storage, and Playback of the Human Voice c. (10 points) Measuring the Time Required for the FFT Function to Compute a 4096 element FFT Spring 1991 EECS 145M Final Exam page 7 S. Derenzo/L. Bushnell

Problem 4 (total 50 points): You are asked to design a system for using the FFT to analyze the harmonic content of certain musical instruments. The requirements are: The instruments have a fundamental frequency (first harmonic) ranging from 20 Hz to 2 khz. The system must measure harmonic amplitudes from the 1st to the 25th harmonic with an accuracy of 0.025% of the A/D full scale. Note: higher harmonics may be present. Neighboring Fourier coefficients correspond to frequencies differing by 0.1 Hz. Answer the following questions about these design requirements: a. (5 points) What is the minimum sampling frequency required? b. (5 points) What is the minimum time needed to take all the samples required? c. (5 points) What is the minimum number of samples required? d. (5 points) How many bits of A/D accuracy are required? e. (5 points) How does your design avoid aliasing? Give details. Spring 1991 EECS 145M Final Exam page 8 S. Derenzo/L. Bushnell

Problem 4 (continued): f. (5 points) How would you avoid the error in Fourier coefficients resulting from the discontinuity that occurs when the last samples do not join onto the next cycle of the first samples? g. (5 points) You use the system to sample a pure 100 Hz sine wave and take the FFT. What does the modulus of the FFT output look like? (Either sketch or list the nonzero elements F n, showing relative size.) h. (5 points) You use the system to sample a pure 100.05 Hz sine wave and take the FFT. What does the modulus of the FFT output look like? (Either sketch or list the nonzero elements F n, showing relative size.) i. (5 points) How would the answer to part h. change if you do not take the measures mentioned in part f? j. (5 points) You use the system to sample a distorted sine wave where the first harmonic is at 100 Hz and the amplitude of the higher harmonics falls as 1/f. Assume that the waveform is not symmetric. What does the modulus of the FFT output look like? (Either sketch or list the nonzero elements F n, showing relative size.) Spring 1991 EECS 145M Final Exam page 9 S. Derenzo/L. Bushnell

Problem 5 (total 30 points): In Laboratory Exercises 21 and 22, you took 512 samples, stored them in memory, called the FFT function to generate 512 complex Fourier coefficients, and computed 512 modulus values. Design a system using digital filtering to do these same tasks continuously, rather than in batch mode. Assume that you have available a large number of low-cost processors suitable for digital filtering. a. (13 points) Give the formula for your digital filter. Is it FIR or IIR? b. (13 points) Draw a representative section of the block diagram, showing components and interconnections. c. (4 points) How many processors are needed in all? Spring 1991 EECS 145M Final Exam page 10 S. Derenzo/L. Bushnell

Equations, some of which you might find useful: V + V(n) = V ref + n ref Vref 2 N = V min + n n = V V ref V + 1 2 INTEGER a = rms = st rq ms r 2 and b = 1 2 m R i V max V min 2 N 1 V + V(n 1,n) = V ref + (n 0.5) V V = ref Vref 2 N 1 mq rt ms r 2 2 where r = n i s = n i q = n i V i t = V i R i = a + bn i V i exp 1 a µ 2 2 σ G(a) = 2πσ 2 µ a = m 1 m a i i=1 σ 2 m m 1 = Var(a) = 2 1 R m 1 i = a i=1 m 1 i a i=1 ( ) 2 Var(a ) = Var(a) / m N 1 F n = f k e i2πnk/n N 1 F f k = n k=0 N e+i2πnk/n F n = Re(F n ) 2 + Im(F n ) 2 n=0 N 1 For f k = a j cos(2πjk / N) + b j sin(2πjk / N) F 0 = Na 0 F n = (N / 2)(a n ib n ) j=0 f max = f s /2 T = 1/f s S = NT f = 1/S y i = A 1 x i 1 + A 2 x i 2 +... +A M x i M +B 1 y i 1 +...+B N y i N t = Var( ) = a b Var(a ) + Var(b ) = a b Var(a) / m a + Var(b)/ m b t = d Var(d ) = 1 f max = 2 N+1 πt d 1 1 d 2 m m 1 i m d 2 ( ) e iθ = cosθ+ isinθ 2 8 = 256 2 10 = 1,024 2 12 = 4,096 2 14 = 16, 384 2 15 = 32,768 2 16 = 65,536 Have a pleasant summer! Spring 1991 EECS 145M Final Exam page 11 S. Derenzo/L. Bushnell