Lecture 13: Interconnects in CMOS Technology

Similar documents
Interconnect. Courtesy of Dr. Daehyun Dr. Dr. Shmuel and Dr.

Chapter 4. Problems. 1 Chapter 4 Problem Set

Switching (AC) Characteristics of MOS Inverters. Prof. MacDonald

EE141-Spring 2007 Digital Integrated Circuits

ECE 5745 Complex Digital ASIC Design Topic 2: CMOS Devices

Introduction to CMOS VLSI Design (E158) Lecture 9: Cell Design

Lecture #2 Solving the Interconnect Problems in VLSI

Interconnect/Via CONCORDIA VLSI DESIGN LAB

Lecture 9: Cell Design Issues

2009 Spring CS211 Digital Systems & Lab 1 CHAPTER 3: TECHNOLOGY (PART 2)

EE 42/100 Lecture 23: CMOS Transistors and Logic Gates. Rev A 4/15/2012 (10:39 AM) Prof. Ali M. Niknejad

Closed-Form Expressions for Interconnection Delay, Coupling, and Crosstalk in VLSI s

Topic 3. CMOS Fabrication Process

ECE 484 VLSI Digital Circuits Fall Lecture 02: Design Metrics

Deep Submicron Interconnect. 0.18um vs. 013um Interconnect

ECE520 VLSI Design. Lecture 2: Basic MOS Physics. Payman Zarkesh-Ha

Microcircuit Electrical Issues

High-speed Serial Interface

Digital Integrated Circuits Designing Combinational Logic Circuits. Fuyuzhuo

Modeling the Effect of Wire Resistance in Deep Submicron Coupled Interconnects for Accurate Crosstalk Based Net Sorting

Signal Integrity Design of TSV-Based 3D IC

5. CMOS Gates: DC and Transient Behavior

PHYSICAL STRUCTURE OF CMOS INTEGRATED CIRCUITS. Dr. Mohammed M. Farag

Layout of a Inverter. Topic 3. CMOS Fabrication Process. The CMOS Process - photolithography (2) The CMOS Process - photolithography (1) v o.

19. Design for Low Power

Digital Integrated Circuits Designing Combinational Logic Circuits. Fuyuzhuo

EE434 ASIC & Digital Systems. Partha Pande School of EECS Washington State University

ELEC Digital Logic Circuits Fall 2015 Delay and Power

Jack Keil Wolf Lecture. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Lecture Outline. MOSFET N-Type, P-Type.

04/29/03 EE371 Power Delivery D. Ayers 1. VLSI Power Delivery. David Ayers

5/1/2011. o We will focus on challenges facing Interconnect scaling and. will seek solutions and new opportunities

UNIT III VLSI CIRCUIT DESIGN PROCESSES. In this chapter we will be studying how to get the schematic into stick diagrams or layouts.

Module-3: Metal Oxide Semiconductor (MOS) & Emitter coupled logic (ECL) families

Microcontroller Systems. ELET 3232 Topic 13: Load Analysis

problem grade total

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

MOSFETS: Gain & non-linearity

Basic Fabrication Steps

Homework 10 posted just for practice. Office hours next week, schedule TBD. HKN review today. Your feedback is important!

EE4800 CMOS Digital IC Design & Analysis. Lecture 1 Introduction Zhuo Feng

Introduction. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

EE115C Winter 2017 Digital Electronic Circuits. Lecture 11: Wires, Elmore Delay

Lecture 04 CSE 40547/60547 Computing at the Nanoscale Interconnect

Integrated diodes. The forward voltage drop only slightly depends on the forward current. ELEKTRONIKOS ĮTAISAI

Lecture 12 Memory Circuits. Memory Architecture: Decoders. Semiconductor Memory Classification. Array-Structured Memory Architecture RWM NVRWM ROM

Lecture 07 Modeling and Optimization of VLSI Interconnects (ECG 415/615 Introduction to VLSI System Design)

420 Intro to VLSI Design

Trends and Challenges in VLSI Technology Scaling Towards 100nm

Introduction to VLSI ASIC Design and Technology

Lecture Notes 5 CMOS Image Sensor Device and Fabrication

ECE 497 JS Lecture - 22 Timing & Signaling

Static Random Access Memory - SRAM Dr. Lynn Fuller Webpage:

Power Spring /7/05 L11 Power 1

EE 330 Lecture 43. Digital Circuits. Other Logic Styles Dynamic Logic Circuits

Lecture 020 ECE4430 Review II (1/5/04) Page 020-1

Lecture 020 ECE4430 Review II (1/5/04) Page 020-1

Transistor was first invented by William.B.Shockley, Walter Brattain and John Bardeen of Bell Labratories. In 1961, first IC was introduced.

Signal Integrity for Gigascale SOC Design. Professor Lei He ECE Department University of Wisconsin, Madison

EE141- Spring 2004 Digital Integrated Circuits

Layout - Line of Diffusion. Where are we? Line of Diffusion in General. Line of Diffusion in General. Stick Diagrams. Line of Diffusion in General

UNIT-1 Bipolar Junction Transistors. Text Book:, Microelectronic Circuits 6 ed., by Sedra and Smith, Oxford Press

EE 330 Lecture 43. Digital Circuits. Other Logic Styles Dynamic Logic Circuits

VLSI Design I; A. Milenkovic 1

Lecture 16. Complementary metal oxide semiconductor (CMOS) CMOS 1-1

Microelectronics, BSc course

Advanced Digital Design

Panasonic DMC-GH Mp, 4.4 µm Pixel Size LiveMOS Image Sensor from Panasonic LUMIX DMC-GH1 Micro Four Thirds Digital Interchangeable Lens Camera

1 Digital EE141 Integrated Circuits 2nd Introduction

+1 (479)

Preface to Third Edition Deep Submicron Digital IC Design p. 1 Introduction p. 1 Brief History of IC Industry p. 3 Review of Digital Logic Gate

EEC 118 Lecture #12: Dynamic Logic

Lecture 10. Circuit Pitfalls

Lecture 13 CMOS Power Dissipation

EECS 141: SPRING 98 FINAL

ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems. Today. Variation. Variation. Process Corners.

VLSI: An Introduction

! Review: MOS IV Curves and Switch Model. ! MOS Device Layout. ! Inverter Layout. ! Gate Layout and Stick Diagrams. ! Design Rules. !

Review and Analysis of Glitch Reduction for Low Power VLSI Circuits

LSI Logic LSI53C1030 PCI-X to Dual Channel Ultra320 SCSI Controller 0.18 µm CMOS Process

Written Examination on. Wednesday October 17, 2007,

d. Can you find intrinsic gain more easily by examining the equation for current? Explain.

Interconnect-Power Dissipation in a Microprocessor

Integrated Circuits & Systems

! MOS Device Layout. ! Inverter Layout. ! Gate Layout and Stick Diagrams. ! Design Rules. ! Standard Cells. ! CMOS Process Enhancements

Chapter 15 Summary and Future Trends

Deep Trench Capacitors for Switched Capacitor Voltage Converters

Panasonic DMC-GH Mp, 4.4 µm Pixel Size LiveMOS Image Sensor from Panasonic LUMIX DMC-GH1 Micro Four Thirds Digital Interchangeable Lens Camera

Powerchip Semiconductor Corporation A3R12E3GEF G6E 635BLC4M 512 Megabit DDR2 SDRAM Structural Analysis

Lecture 0: Introduction

Digital Integrated Circuits Lecture 20: Package, Power, Clock, and I/O

Design of Low Power Vlsi Circuits Using Cascode Logic Style

Conduction Characteristics of MOS Transistors (for fixed Vds)! Topic 2. Basic MOS theory & SPICE simulation. MOS Transistor

Topic 2. Basic MOS theory & SPICE simulation

Conduction Characteristics of MOS Transistors (for fixed Vds) Topic 2. Basic MOS theory & SPICE simulation. MOS Transistor

Digital Microelectronic Circuits ( ) Pass Transistor Logic. Lecture 9: Presented by: Adam Teman

MOSFET & IC Basics - GATE Problems (Part - I)

Lecture #29. Moore s Law

ECE 334: Electronic Circuits Lecture 10: Digital CMOS Circuits

Design Simulation and Analysis of NMOS Characteristics for Varying Oxide Thickness

Matrix Semiconductor One Time Programmable Memory

Transcription:

Lecture 13: Interconnects in CMOS Technology Mark McDermott Electrical and Computer Engineering The University of Texas at Austin 10/18/18 VLSI-1 Class Notes

Introduction Chips are mostly made of wires called interconnect In stick diagram, wires set size Transistors are little things under the wires Many layers of wires Wires are as important as transistors Speed Power Noise Alternating layers run orthogonally HVH VHV M1: Horizontal M1: Vertical M2: Vertical M2: Horizontal M3: Horizontal M3: Vertical M4: Vertical M4: Horizontal : : Page 2

Choice of Metals Until 180 nm generation, most wires were aluminum Modern processes often use copper Cu atoms diffuse into silicon and damage FETs Must be surrounded by a diffusion barrier Metal Bulk resistivity (µw*cm) Silver (Ag) 1.6 Copper (Cu) 1.7 Gold (Au) 2.2 Aluminum (Al) 2.8 Tungsten (W) 5.3 Molybdenum (Mo) 5.3 35%-40% improvement Page 3

Metal Layer Cross Section 65nM 110nM 200nM Barrier Metal <6nM 180nM 100nM 100nM 90nM Page 4

45nm Interconnect Loose pitch + thick metal on upper layers: High speed global wires Low resistance power grid Tight pitch on lower layers: Maximum density for local interconnects Source: Mark Bohr, Intel Corporation Page 5 4

SEM MICRO-GRAPH (ILM DIELECTRIC REMOVED) METAL 2 W VIA W CONTACT METAL 1 METAL 1 POLYCIDE 10/18/18 Courtesy: IBM VLSI-1 Class Notes 6 5

Advanced Metallization Digital Integrated Circuits 2nd Page 7

Interconnect Process Dual Damascene C.-K. Hu and J.M.E. Harper, Mater. Chem. Phys., 52 (1998), p. 5. 10/18/18 VLSI-1 Class Notes Page 8

WIRE GEOMETRY PITCH = width + space Height (h) = distance to top/bottom routes ASPECT RATIO (AR) = thickness / width Deep submicron processes have AR < 2 to maintain sheet resistances at a reasonable level Coupling to neighboring routes dominates w s Ll R=rL/tw t h Page 9 7

Wire Resistance r = resistivity (W*m) R r l = = R! t w l w where r=resistivity w w R o = sheet resistance (W/o) o is a dimensionless unit(!) Count number of squares R = R o * (# of squares) l w l l t t 1 Rectangular Block R = R (L/W) W 4 Rectangular Blocks R = R (2L/2W) W = R (L/W) W Page 10

Sheet Resistance Typical sheet resistances in 180 nm process Layer Sheet Resistance (W/o) Diffusion (silicided) 3-10 Diffusion (no silicide) 50-200 Polysilicon (silicided) 3-10 Polysilicon (no silicide) 50-400 Metal1 0.08 Metal2 0.05 Metal3 0.05 Metal4 0.03 Metal5 0.02 Metal6 0.02 Page 11

CONTRIBUTION OF WIRES (they are not free) DELAY Function of R, L and C, VIA resistance, local.vs. global POWER Charging/discharging of C is a function of CV2F NOISE Attackers/victims impact on functionality and delay POWER SUPPLY IR DROPS and GROUND BOUNCE Affects delay leading to timing failures RELIABILITY Electro-migration, self heat, maximum current COST Number of layers.vs. area/performance targets, yield Page 12

Contact/VIA Resistance Contacts and vias also have 2-20 W resistance Use many contacts for lower R Many small contacts for current crowding around periphery Page 13

Wire Capacitance Wire has capacitance per unit length To neighbors To layers above and below C total = C top + C bot + 2C adj s w layer n+1 h 2 C top t layer n h 1 C bot C adj layer n-1 Page 14

Capacitance Trends Parallel plate equation: C = ea/d Wires are not parallel plates, but obey trends Increasing area (W, t) increases capacitance Increasing distance (s, h) decreases capacitance Dielectric constant e = ke 0 e 0 = 8.85 x 10-14 F/cm k = 3.9 for SiO 2 Processes are starting to use low-k dielectrics k» 3 (or less) as dielectrics use air pockets Page 15

M2 Capacitance Data Typical wires have ~ 0.2 ff/µm Compare to 2 ff/µm for gate capacitance 400 350 C total (af/µm) 300 250 200 150 100 M1, M3 planes s = 320 s = 480 s = 640 s= Isolated s = 320 s = 480 s = 640 s= 8 8 50 0 0 500 1000 1500 2000 w (nm) Page 16

Diffusion & Polysilicon Diffusion capacitance is very high (about 2 ff/µm) Comparable to gate capacitance Diffusion also has high resistance Avoid using diffusion runners for wires! Polysilicon has lower C but high R Use for transistor gates Occasionally for very short wires between gates Page 17

Lumped Element Models Wires are a distributed system Approximate with lumped element models N segments R R/N R/N R/N R/N C C/N C/N C/N C/N R R R/2 R/2 C C/2 C/2 C L-model p-model T-model 3-segment p-model is accurate to 3% in simulation L-model needs 100 segments for same accuracy! Use single segment p-model for Elmore delay Page 18

Example Metal2 wire in 180 nm process 5 mm long 0.32 µm wide Construct a 3-segment p-model R o = 0.05 W/o => R = 781 W C permicron = 0.2 ff/µm => C = 1 pf 260 W 167 ff 167 ff 260 W 167 ff 167 ff 260 W 167 ff 167 ff Page 19

Wire RC Delay Estimate the delay of a 10x inverter driving a 2x inverter at the end of the 5mm wire from the previous example. R = 2.5 kw*µm for gates Unit inverter: 0.36 µm nmos, 0.72 µm pmos t pd = 1.1 ns 781 W 690 W 500 ff 500 ff 4 ff Driver Wire Load Page 20

Crosstalk A capacitor does not like to change its voltage instantaneously. A wire has high capacitance to its neighbor. When the neighbor switches from 1-> 0 or 0->1, the wire tends to switch too. Called capacitive coupling or crosstalk. Crosstalk effects Noise on non-switching wires Increased delay on switching wires Page 21

Crosstalk Delay Assume layers above and below on average are quiet A B Second terminal of capacitor can be ignored Model as C gnd = C top + C bot C gnd C adj C gnd Effective C adj depends on behavior of neighbors Miller Coupling Factor (MCF) B DV C eff(a) MCF Constant V DD C gnd + C adj 1 Switching with A 0 C gnd 0 Switching opposite A 2V DD C gnd + 2 C adj 2 Page 22

Crosstalk Noise Crosstalk causes [functional/voltage] noise on nonswitching wires If victim is floating: model as capacitive voltage divider V C adj D victim = D Cgnd -v + Cadj Aggressor V aggressor DV aggressor Victim C adj C gnd-v DV victim Page 23

Driven Victims Usually victim is driven by a gate that fights noise Noise depends on relative resistances Victim driver is in linear region, aggressor in saturation If sizes are same, R aggressor = 2-4 x R victim Cadj 1 D Vvictim = DV C + C 1+ k gnd -v adj aggressor k t aggressor = = t ( ) - + ( ) - + R C C aggressor gnd a adj R C C victim victim gnd v adj R aggressor Aggressor DV aggressor C gnd-a C adj R victim Victim C gnd-v DV victim Page 24

Coupling Waveforms Simulated coupling for C adj = C victim 1.8 Aggressor 1.5 1.2 0.9 Victim (undriven): 50% 0.6 0.3 Victim (half size driver): 16% Victim (equal size driver): 8% Victim (double size driver): 4% 0 0 200 400 600 800 1000 1200 1400 1800 2000 t ( p s ) Page 25

Noise Implications Do we care if we have noise? If the noise is less than the noise margin, nothing happens Static CMOS logic will eventually settle to correct output even if disturbed by large noise spikes But glitches cause extra delay Also cause extra power from false transitions Dynamic logic never recovers from glitches Memories and other sensitive circuits also can produce the wrong answer 10/18/18 VLSI-1 Class Notes Page 26

Wire Engineering Goal: achieve delay, area, power goals with acceptable noise Degrees of freedom: Width Spacing Layer Shielding Delay (ns): RC/2 2.0 1.8 1.6 1.4 1.2 1.0 0.8 0.6 0.4 0.2 0 0 500 1000 1500 2000 Pitch (nm) Coupling: 2C adj / (2C adj +C gnd ) 0.8 0.7 0.6 0.5 0.4 0.3 0.2 0.1 0 0 500 1000 1500 2000 Pitch (nm) Wire Spacing (nm) 320 480 640 vdd a 0 a 1 gnd a 2 a 3 vdd vdd a 0 gnd a 1 vdd a 2 gnd a 0 b 0 a 1 b 1 a 2 b 2 Page 27

Repeaters R and C are proportional to L RC delay is proportional to L 2 Unacceptably great for long wires Break long wires into N shorter segments Drive each one with an inverter or buffer Wire Length: l Driver Receiver l/n N Segments Segment l/n l/n Driver Repeater Repeater Repeater Receiver Page 28

Repeated Interconnect 700 600 130 nm Copper Picoseconds 500 400 300 M3 M4 M5 200 M6 100 0 0 500 1000 1500 2000 2500 3000 3500 Page 29

Repeater Design How many repeaters should we use? How large should each one be? Equivalent Circuit Wire length l Wire Capacitance C w *l & Resistance R w *l Inverter width W (nmos = W, pmos = 2W) Gate Capacitance C *W & Resistance R/W R w ln R/W C w l/2n C w l/2n C'W Page 30

Repeater Results Write equation for Elmore Delay Differentiate with respect to W and N Set equal to 0, solve ~60-80 ps/mm in 180 nm process Page 31

Repeater Placements Staggering the inverters Avoiding the Miller cap by opposite going signals Page 32

BACKUP Page 33

Layer Stack AMI 0.6 µm process has 3 metal layers Modern processes use 6-10+ metal layers Example: Intel 180 nm process M1: thin, narrow (< 3l) High density cells 1000 M2-M4: thicker For longer wires 1000 M5-M6: thickest For V DD, GND, clk 700 Layer T (nm) W (nm) S (nm) AR 6 1720 860 860 2.0 5 1600 800 800 2.0 4 1080 540 540 2.0 3 700 320 320 2.2 700 2 700 320 320 2.2 700 1 480 250 250 1.9 800 Substrate Page 34