Probe Card Characterization in Time and Frequency Domain

Similar documents
Aries QFP microstrip socket

Aries Kapton CSP socket

Custom Interconnects Fuzz Button with Hardhat Test Socket/Interposer 1.00 mm pitch

Aries CSP microstrip socket Cycling test

Aries Center probe CSP socket Cycling test

Aries Kapton CSP socket Cycling test

Optimization of Wafer Level Test Hardware using Signal Integrity Simulation

ARCHIVE Gert Hohenwarter, Ph.D. President Gatewave Northern, Inc. ABSTRACT

Tuesday 3/11/14 1:30pm

T est POST OFFICE BOX 1927 CUPERTINO, CA TEL E P H ONE (408) FAX (408) ARIES ELECTRONICS

Probing Techniques for Signal Performance Measurements in High Data Rate Testing

IEEE CX4 Quantitative Analysis of Return-Loss

High Speed Competitive Comparison Report. Samtec MMCX-J-P-H-ST-TH1 Mated With MMCX-P-P-H-ST-TH1 Competitor A (Mated Set) Competitor B (Mated Set)

Validation Report Comparison of Eye Patterns Generated By Synopsys HSPICE and the Agilent PLTS

Aries. CSP center probe socket. prepared by. Gert Hohenwarter. DC Measurement Results

Aries. QFP microstrip socket. prepared by. Gert Hohenwarter. DC Measurement Results

Application Note. Signal Integrity Modeling. SCSI Connector and Cable Modeling from TDR Measurements

High Speed Digital Systems Require Advanced Probing Techniques for Logic Analyzer Debug

High Speed Characterization Report

Characterization and Measurement Based Modeling

High Speed Characterization Report

B2501 B Series 0.5mm (.0197) Pitch

High Speed Characterization Report

High Speed Characterization Report

Signal Integrity Tips and Techniques Using TDR, VNA and Modeling. Russ Kramer O.J. Danzy

The Challenges of Differential Bus Design

if the conductance is set to zero, the equation can be written as following t 2 (4)

A Technical Discussion of TDR Techniques, S-parameters, RF Sockets, and Probing Techniques for High Speed Serial Data Designs

October Suzhou - Shenzhen, China. Archive TestConX - Image: Breath10/iStock

Logic Analyzer Probing Techniques for High-Speed Digital Systems

High Speed Characterization Report

LoopBack Relay. LB363 Series. With Built-in AC Bypass Capacitors. LoopBack Relay, Sensitive Coil, thru-hole with AC Bypass Capacitors

Application of Generalized Scattering Matrix for Prediction of Power Supply Noise

Validation & Analysis of Complex Serial Bus Link Models

Keysight Technologies Using the Time-Domain Reflectometer. Application Note S-Parameter Series

A VIEW OF ELECTROMAGNETIC LIFE ABOVE 100 MHz

High Speed Digital Systems Require Advanced Probing Techniques for Logic Analyzer Debug

Including the proper parasitics in a nonlinear

LoopBack Relay. GLB363 Series. With Built-in AC Bypass Capacitors / DC LoopBack Relay

Application Note 5525

2.5D & 3D Package Signal Integrity A Paradigm Shift

Time Domain Reflectometry (TDR) and Time Domain Transmission (TDT) Measurement Fundamentals

High Speed Characterization Report

Products. Dielectric Resonators. Description: Specifications: Attenuation:

10 Mb/s Single Twisted Pair Ethernet 10BASE-T1L PSD Mask Steffen Graber Pepperl+Fuchs

Extraction of Frequency Dependent Transmission Line Parameters Using TDIUTDT Measurements

Characterization Methodology for High Density Microwave Fixtures. Dr. Brock J. LaMeres, Montana State University

GigaTest Labs CINCH 1 MM PITCH CIN::APSE LGA SOCKET. Final Report. August 31, Electrical Characterization

High Data Rate Characterization Report

High Speed Characterization Report

Measurement of Laddering Wave in Lossy Serpentine Delay Line

Bill Ham Martin Ogbuokiri. This clause specifies the electrical performance requirements for shielded and unshielded cables.

High Speed Characterization Report

Limitations And Accuracies Of Time And Frequency Domain Analysis Of Physical Layer Devices

Relationship Between Signal Integrity and EMC

DesignCon 2003 High-Performance System Design Conference (HP3-5)

DC/DC Converter. Conducted Emission. CST COMPUTER SIMULATION TECHNOLOGY

Analysis of Laddering Wave in Double Layer Serpentine Delay Line

A Simulation Study of Simultaneous Switching Noise

Improving CDM Measurements With Frequency Domain Specifications

Keysight Technologies Signal Integrity Tips and Techniques Using TDR, VNA and Modeling

Optimizing On Die Decap in a System at Early Stage of Design Cycle

PDN Probes. P2100A/P2101A Data Sheet. 1-Port and 2-Port 50 ohm Passive Probes

TDR Primer. Introduction. Single-ended TDR measurements. Application Note

A review of a Universal Coaxial Test Socket s Performance David Mahoney, Xilinx, Samuel Halm, Xilinx,

HMC853LC3. High Speed Logic - SMT. 28 Gbps, D-TYPE FLIP-FLOP. Typical Applications. Features. Functional Diagram. General Description

High Speed Characterization Report

High Speed Characterization Report

Taking the Mystery out of Signal Integrity

Student Research & Creative Works

To learn S-parameter, eye diagram, ISI, modulation techniques and to simulate in Matlab and Cadence.

Design and experimental realization of the chirped microstrip line

TEL: FAX: Electrical Specifications, (continued) Parameter Conditions Min. Typ. Max Units Output Low Voltage 2 V Output Rise /

Applications of 3D Electromagnetic Modeling in Magnetic Recording: ESD and Signal Integrity

Master Thesis. Mobile Phone Antenna Modelling. Umut Bulus. Supervised by Prof. Dr.-Ing. K. Solbach

TileCal Analogue Cable Measurement Report

High Data Rate Characterization Report

High Data Rate Characterization Report

Electromagnetic Analysis and Verification of Probe Card Performance for First Pass System Success

A Combined Impedance Measurement Method for ESD Generator Modeling

As all PMK probes the PML 751-RO features CeramCore TM technology. The entire probe

FIBRE CHANNEL CONSORTIUM

Design and Characterization of a Micro-Strip RF Anode for Large- Area based Photodetectors Orsay- Friday, June Hervé Grabas UChicago / CEA

Core Technology Group Application Note 1 AN-1

High Speed Characterization Report

Core Technology Group Application Note 6 AN-6

Time Domain Reflectometer Example

The Impact Of Signal Jumping Across Multiple Different Reference Planes On Electromagnetic Compatibility

PDS Impact for DDR Low Cost Design

High Speed Characterization Report. Contact Plating Effects on Signal Integrity Gold on Post / Gold on Tail vs. Gold on Post / Matte Tin on Tail

High Speed Characterization Report

High Data Rate Characterization Report

High Speed Characterization Report

HMC729LC3C HIGH SPEED LOGIC - SMT. 26 GHz, T-FLIP-FLOP w/ RESET. Typical Applications. Features. Functional Diagram. General Description

High Speed Characterization Report

PicoSource PG900 Series

Figure Main frame of IMNLab.

Equivalent Circuit Determination of Quartz Crystals

Challenges and Solutions for Removing Fixture Effects in Multi-port Measurements

EQCD High Speed Characterization Summary

Transcription:

Gert Hohenwarter GateWave Northern, Inc. Probe Card Characterization in Time and Frequency Domain Company Logo 2007 San Diego, CA USA

Objectives Illuminate differences between Time Domain (TD) and Frequency Domain (FD) probe card measurements Explore thru and reflection measurements Identify measurement limitations due to terminations 2007 IEEE SW Test Workshop 2

Time vs. Frequency Domain Time domain (TD) instrument records response of the circuit to a step excitation Frequency domain (FD) records response of the circuit to a sine wave of changing (swept) frequency Time and Frequency domain linked by Fourier transform - many test instruments are capable of operating in both domains 2007 IEEE SW Test Workshop 3

TD vs. FD Time domain: One step Frequency domain: Sine wave with swept frequency 2007 IEEE SW Test Workshop 4

TD vs. FD TD explores obstacles FD explores individual response components 2007 IEEE SW Test Workshop 5

Example: Probe Card TDR Performed with an open circuit at the probesexamines impedance levels, discontinuities and timing differences (skew) 2007 IEEE SW Test Workshop 6

Probe Card TDR Impedance graph gives info about the properties of PCB transmission lines 2007 IEEE SW Test Workshop 7

Model results: Skew Despite perfectly matched line lengths, different parasitics (1-3) cause different delay times 2007 IEEE SW Test Workshop 8

Thru vs. reflection measurement Reflection Probe card TDR/VNA Thru The complexity of a thru setup far exceeds that for reflection Thru measurement gives response of signal path from source to load. Reflection measurement contains the effects of two signal passes through the signal path. Thru measurement is more representative of the effects the signal path will have on the signal. 2007 IEEE SW Test Workshop 9

Compare: Reflection vs. transmission measurement Transmission (skew x1) Reflection (skew = 2x actual because of round trip, i.e. skew = 11.25 ps) Parasitics at the probes increase the skew, this is not appropriately captured in a reflection measurement 2007 IEEE SW Test Workshop 10

Measurement results: Insertion loss (S21) S21 [db] 0-2 -4-6 -8-10 Insertion loss S21 (f) Measured sample data 0 1 2 3 f [GHz] GWN Thru measurement into a 50 Ohm load - apples and oranges selection, but all S21 increase more or less steadily toward 3 GHz 2007 IEEE SW Test Workshop 11

Expanded frequency range 0-10 S21 (f) S21 [db] -20-30 -40 0 2 4 6 8 10 f [GHz] GWN Resonances become apparent; an examination of causes can be made via SPICE model 2007 IEEE SW Test Workshop 12

Probe card components PCB Interposer Ceramic Contactors 2007 IEEE SW Test Workshop 13

A simple equivalent circuit Tester connector and PCB to ceramic interposer are modeled as lumped inductors Via parasitics are modeled as lumped capacitances PCB and ceramic are modeled as lossy transmission lines 2007 IEEE SW Test Workshop 14

Expanded interposer model The simple model of the interposer can be expanded to include interactions with adjacent connections. The interposer has many contacts that are electrically coupled with each other. 2007 IEEE SW Test Workshop 15

Model results: S21 Thru model: Simple (green), expanded (red) Strong resonance dips appear at elevated frequencies for the expanded interposer model 2007 IEEE SW Test Workshop 16

Lower frequency detail Components with resonances can adversely affect the performance at lower frequencies (red curve) 2007 IEEE SW Test Workshop 17

Effect of terminations Thru measurements generally require a 50 Ohm termination at the receiver end. The actual device being tested does not necessarily present a load of 50 Ohms. Example: 2007 IEEE SW Test Workshop 18

Model results: Time domain TDR TDT Model for a single step excitation with and without resonances: Only a modest resonance signature is apparent 2007 IEEE SW Test Workshop 19

Model results: Time domain Thru response simulation for a 5 kohm/1pf load at different clock frequencies of 500, 550, 600 MHz (the graphical periods are altered for easy comparison) 2007 IEEE SW Test Workshop 20

TD thru method: Eye diagram V o l t Time Logic 1 Logic 0 Eye diagrams are the result of a superposition of a number of pseudo-random pulses. They give a visual representation of operating margins 2007 IEEE SW Test Workshop 21

Model results: Eye diagram Thru model into a 50 Ohm load, resonances minimized 2007 IEEE SW Test Workshop 22

Model results: Eye diagram Thru model into a non-50 Ohm load (DUT=10kΩ, 2pF) 2007 IEEE SW Test Workshop 23

Conclusion Time domain techniques are generally applied for reflection measurements. Frequency domain thru measurements can reveal resonances in components. Skew differs for reflection vs. transmission measurements. Time domain measurements may miss some detail. Resonances at elevated frequencies can contribute to reduced eye height, especially for non-50 Ohm DUT terminations. 2007 IEEE SW Test Workshop 24

Thank you. 2007 IEEE SW Test Workshop 25