Transistor Digital Circuits

Similar documents
4-bit counter circa bit counter circa 1990

Lecture 9 Transistors

4-bit counter circa bit counter circa 1990

Digital Electronics Part II - Circuits

Basic Characteristics of Digital ICs

Digital logic families

Abu Dhabi Men s College, Electronics Department. Logic Families

Chapter 2 : Semiconductor Materials & Devices (II) Feb

Digital Integrated Circuits - Logic Families (Part II)

Chapter 6 Digital Circuit 6-6 Department of Mechanical Engineering

CHAPTER 6 DIGITAL CIRCUIT DESIGN USING SINGLE ELECTRON TRANSISTOR LOGIC

Module-1: Logic Families Characteristics and Types. Table of Content

IC Logic Families. Wen-Hung Liao, Ph.D. 5/16/2001

Digital Integrated CircuitDesign

Device Technologies. Yau - 1

Chapter 6 DIFFERENT TYPES OF LOGIC GATES

Lecture 7: Digital Logic

Lecture 02: Logic Families. R.J. Harris & D.G. Bailey

Chapter 6 DIFFERENT TYPES OF LOGIC GATES

ENG2410 Digital Design CMOS Technology. Fall 2017 S. Areibi School of Engineering University of Guelph

The entire range of digital ICs is fabricated using either bipolar devices or MOS devices or a combination of the two. Bipolar Family DIODE LOGIC

Introduction to Electronic Devices

Shorthand Notation for NMOS and PMOS Transistors

ELEC 350L Electronics I Laboratory Fall 2012

Practice Homework Problems for Module 1

ECE380 Digital Logic. Logic values as voltage levels

Classification of Digital Circuits

Chapter 3 Digital Logic Structures

Transistor Digital Circuits

INTRODUCTION TO DIGITAL CONCEPT

Logic diagram: a graphical representation of a circuit

Microelectronics, BSc course

UNIT E1 (Paper version of on-screen assessment) A.M. WEDNESDAY, 8 June hour

CMOS Digital Logic Design with Verilog. Chapter1 Digital IC Design &Technology

DIGITAL ELECTRONICS. Digital Electronics - B1 28/04/ DDC Storey 1. Group B: Digital circuits and devices

Architecture of Computers and Parallel Systems Part 9: Digital Circuits

SEMICONDUCTOR ELECTRONICS: MATERIALS, DEVICES AND SIMPLE CIRCUITS. Class XII : PHYSICS WORKSHEET

Lecture 13 - Digital Circuits (II) MOS Inverter Circuits. October 25, 2005

ECE/CoE 0132: FETs and Gates

Propagation Delay, Circuit Timing & Adder Design. ECE 152A Winter 2012

In this experiment you will study the characteristics of a CMOS NAND gate.

Propagation Delay, Circuit Timing & Adder Design

Module-3: Metal Oxide Semiconductor (MOS) & Emitter coupled logic (ECL) families

Lecture Summary Module 1 Switching Algebra and CMOS Logic Gates

Design cycle for MEMS

EXPERIMENT 4 CMOS Inverter and Logic Gates

EXPERIMENT 12: DIGITAL LOGIC CIRCUITS

Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism;

Lecture 16. Complementary metal oxide semiconductor (CMOS) CMOS 1-1

MTLE-6120: Advanced Electronic Properties of Materials. Semiconductor transistors for logic and memory. Reading: Kasap

Chapter 6 DIFFERENT TYPES OF LOGIC GATES

Digital circuits. Bởi: Sy Hien Dinh

Integrated Circuit Amplifiers. Comparison of MOSFETs and BJTs

Logic Families. A-PDF Split DEMO : Purchase from to remove the watermark. 5.1 Logic Families Significance and Types. 5.1.

Computer Architecture (TT 2012)

Electronic Circuits EE359A

Electronics EECE2412 Spring 2017 Exam #2

6. Field-Effect Transistor

Digital Design and System Implementation. Overview of Physical Implementations

Chapter 2 Combinational Circuits

R a) Explain the operation of RC high-pass circuit when exponential input is applied.

Digital Systems Laboratory

Preface to Third Edition Deep Submicron Digital IC Design p. 1 Introduction p. 1 Brief History of IC Industry p. 3 Review of Digital Logic Gate

Lecture 2: Digital Logic Basis

Digital Electronics - B1 18/03/ /03/ DigElnB DDC. 18/03/ DigElnB DDC. 18/03/ DigElnB DDC

Design of Low-Power High-Performance 2-4 and 4-16 Mixed-Logic Line Decoders

Logic Families. Describes Process used to implement devices Input and output structure of the device. Four general categories.

Analog Electronics. Electronic Devices, 9th edition Thomas L. Floyd Pearson Education. Upper Saddle River, NJ, All rights reserved.

ET475 Electronic Circuit Design I [Onsite]

Gates and Circuits 1

Chapter 11 Output Stages

Preliminary Exam, Fall 2013 Department of Electrical and Computer Engineering University of California, Irvine EECS 170B

EE 330 Lecture 21. Bipolar Process Flow

Georgia Institute of Technology School of Electrical and Computer Engineering. Midterm Exam

12-nm Novel Topologies of LPHP: Low-Power High- Performance 2 4 and 4 16 Mixed-Logic Line Decoders

Electronics Basic CMOS digital circuits

DIGITAL ELECTRONICS. A2: logic circuits parameters. Politecnico di Torino - ICT school

Code No: R Set No. 1

UNIVERSITI MALAYSIA PERLIS

Bipolar Junction Transistors (BJTs)

IFB270 Advanced Electronic Circuits

Topic 6. CMOS Static & Dynamic Logic Gates. Static CMOS Circuit. NMOS Transistors in Series/Parallel Connection

ECE 334: Electronic Circuits Lecture 10: Digital CMOS Circuits

FAMILIARIZATION WITH DIGITAL PULSE AND MEASUREMENTS OF THE TRANSIENT TIMES

Other Electronic Devices

Depletion-mode operation ( 공핍형 ): Using an input gate voltage to effectively decrease the channel size of an FET

Lab 7 (Hands-On Experiment): CMOS Inverter, NAND Gate, and NOR Gate

BiCMOS Circuit Design

Q1. Explain the construction and principle of operation of N-Channel and P-Channel Junction Field Effect Transistor (JFET).

Objective Questions. (a) Light (b) Temperature (c) Sound (d) all of these

EXPERIMENT 5 CURRENT AND VOLTAGE CHARACTERISTICS OF BJT

36 Logic families and

Digital CMOS Logic Circuits

Transistors, Gates and Busses 3/21/01 Lecture #

BOOLEAN ALGEBRA AND LOGIC FAMILIES

Chapter 15 Integrated Circuits

Features V DD 4 STROBE MOS. Bipolar. Sub 8 GND V EE OUT 8

Microcontroller Systems. ELET 3232 Topic 13: Load Analysis

EE 42/100 Lecture 23: CMOS Transistors and Logic Gates. Rev A 4/15/2012 (10:39 AM) Prof. Ali M. Niknejad

EECS150 - Digital Design Lecture 15 - CMOS Implementation Technologies. Overview of Physical Implementations

Transcription:

Transistor Digital Circuits

Switching Transistor Model (on) (on) T n T p Controlled switch model v CT > V CTex ; T- (on); i O > 0; v O 0 v CT < V Thn ; T- (off); i O = 0; v O = V PS v CT > V Thp ; T- (off); i O = 0; v O = VPS v CT < V CTex ; T- (on); i O > 0; v O 0 The controlled switches are complementary

MOSFET DIGITAL CIRCUITS Ideal controlled switch model Implementation with MOSFET

Logic inverter 0V logic 0 V PS logic 1 v A T n v y V CoL = 0 (off) V PS V CoH = V PS (on) 0

Logic inverter logic 0-0V logic 1 - V PS T n and R T p and R

Logic invertor: MOSFET and R n -type channel MOSFET V PS p -type channel MOSFET V PS A R T n Y A T p R Y

Critical analysis of the logic inverter With T n and R Disadvantage elimination: R as small as possible, ideal R 0;

Critical analysis of the inverter witht n and R Disadvantage elimination: R as small as possible, ideal R 0; R as large as possible, ideal R Solution: replacement of R with a controlled switch

Two possible solutions: complementary switches same input complementary inputs same switch CMOS MOS transitors TTL BJT transitors and R

CMOS Logic Inverter v GSn =v I v GSp =v I -V DD

Logic function NAND, NOR a) What is the truth table? b) What are the states of the switches? c) How can we eliminate the disadvantages due to the presence of R? Problems

Logic function NAND, NOR

CMOS NAND Problem a) What is the truth table? b) What are the states of all transistors?

CMOS NAND

CMOS NOR CMOS AND

Transfer characteristic of the CMOS inverter Ideal (input) Real 16

Logic circuit 1 out in Logic circuit 2 Noise margins NM NM H L = V = V OH min ILmax V V IH min OLmax NM H NM L Voltage levels and noise margins for CMOS logic family supplied at +5V = 4.5V 3.5V = 1V = 1.5V 0.5V = 1V

BJT DIGITAL CIRCUITS RTL technology TTL technology

Switching BJT, digital circuit Resistor to limit the base current T (off), if v Co < 0.6V T (on), if i B > i Bsat i i B Cex = v = Co V V R PS B Bsat BE v R C i = = i v CEsat Cex Co 0.7 R = B V PS 0.2 R C

Problem R B = 100k ; = 150; V PS R C = 5V = 2k ; a) What is the state of T if v Co =0V? What is the v CE value? b) What is the state of T if v Co =5V? What is the v CE value? c) What is the v Co range to keep T off? What about to keep it in saturation? d) If 0V => logic 0 and 5V => logic 1, what is the logic function of the circuit if {0; 5}[V] v Co

Bipolar Digital Circuits Inverter RTL Technology NOR

Problem a) What is the schematic for the 2-input NAND gate in a RTL technology? b) What is the truth table? c) What are the states of the transistors?

TTL: Transistor-Transistor Logic Logic Inverter from technological reasons in TTL integrated circuits the use of only npn type transistors is preferred identical transistors but complementary control v I1, v I2?

Standard TTL gate

Voltage levels and noise margins for TTL family Supply only with 5V

TTL sub-families with improved performances Schottky transistor Schottky diode: a metal to semiconductor junction, in conduction 0,5V v BE =0,8V; v BC =0,5V; v CE =0,3V Schottky transistor doesn't enter saturation mode increases the commutation speed

Simplified structure of a 2-input NAND gate from the Low-power Schottky family

Logic Gates NOT AND AB OR A+B 0 1 1 0 0 0 0 0 1 0 1 0 0 1 1 1 0 0 0 0 1 1 1 0 1 1 1 1

Logic Gates cont. NAND NOR A + B XOR 0 0 1 0 1 1 1 0 1 1 1 0 0 0 1 0 1 0 1 0 0 1 1 0 0 0 0 0 1 1 1 0 1 1 1 0

Analog Switch (AS) The AS is an electronic circuit that allows or blocks an input signal to pass to the output of the circuit according to a control signal. v Co - two levels: V CoL <V Th and V CoH >V CTex v Co =V CoL ; T n -(off) ; v O =0 v Co =V CoH ; T n - (exc) ; v O = v I no power consumption

Bidirectional AS with two complementary controlled switches v Co =V CoL ; AS - (off) ; v Co =V CoH ; AS - (on) ; V Thp V Thn

AS CMOS implementation AS bidirectional transffer C=0; AS - off; v O =0 C=1; AS - on; v O =v I V CoH =V DD ; V CoL =V SS v I (V SS ; V DD ) IC 4066 4 transmission gates; supplied at 10V, r on =150Ω DG400 (Siliconics) r on =20Ω

Application: three-channel MUX What is the output voltage in each of the three situations? Justify the answer.

Application: three-channel MUX

2024 © hobbydocbox.com Privacy Policy | Terms of Service | Feedback