Chip-to-module far-end TX eye measurement proposal

Similar documents
Channel operating margin for PAM4 CDAUI-8 chip-to-chip interfaces

Baseline COM parameters for 50G Backplane and Copper Cable specifications

Beta and Epsilon Point Update. Adam Healey Mark Marlett August 8, 2007

For IEEE 802.3ck March, Intel

CAUI-4 Consensus Building, Specification Discussion. Oct 2012

C2M spec consistency and tolerancing

Study of Channel Operating Margin for Backplane and Direct Attach Cable Channels

NRZ CHIP-CHIP. CDAUI-8 Chip-Chip. Tom Palkert. MoSys 12/16/2014

High-Speed Link Tuning Using Signal Conditioning Circuitry in Stratix V Transceivers

T10/05-428r0. From: Yuriy M. Greshishchev, PMC-Sierra Inc. Date: 06 November 2005

56+ Gb/s Serial Transmission using Duobinary Signaling

40 AND 100 GIGABIT ETHERNET CONSORTIUM

CAUI-4 Chip Chip Spec Discussion

Richard Mellitz, Intel Corporation July, 2015 Waikoloa, HI. IEEE P802.3bs 400 Gb/s Ethernet Task Force July 15, Waikoloa, HI

A possible receiver architecture and preliminary COM Analysis with GEL Channels

100 GEL C2M Flyover Host Files: Tp0 to Tp2, With and Without Manufacturing Variations, for Losses 9, 10, 11, 12, 13, and 14 db

06-496r3 SAS-2 Electrical Specification Proposal. Kevin Witt SAS-2 Phy Working Group 1/16/07

Effective Return Loss (ERL): A New Parameter To Limit COM Variability

Study of Channel Operating Margin for Backplane and Direct Attach Cable Channels

Backchannel Modeling and Simulation Using Recent Enhancements to the IBIS Standard

As presented at Euro DesignCon 2004 Channel Compliance Testing Utilizing Novel Statistical Eye Methodology

Based on IEEE 802.3ae Draft 3.1 Howard Baumer, Jurgen van Engelen Broadcom Corp.

06-011r0 Towards a SAS-2 Physical Layer Specification. Kevin Witt 11/30/2005

Link budget for 40GBASE-CR4 and 100GBASE-CR10

ULTRASCALE DDR4 DE-EMPHASIS AND CTLE FEATURE OPTIMIZATION WITH STATISTICAL ENGINE FOR BER SPECIFICATION

IEEE 802.3ba 40Gb/s and 100Gb/s Ethernet Task Force 22th Sep 2009

Chris DiMinico MC Communications/PHY-SI LLC/Panduit NGOATH Study Group

100 Gb/s: The High Speed Connectivity Race is On

BACKPLANE ETHERNET CONSORTIUM

To learn fundamentals of high speed I/O link equalization techniques.

SRS test source calibration: measurement bandwidth (comment r03-9) P802.3cd ad hoc, 27 th June 2018 Jonathan King, Finisar

To learn statistical bit-error-rate (BER) simulation, BER link noise budgeting and using ADS to model high speed I/O link circuits

Preliminary COM results for two reference receiver models

Transmit Waveform Calibration for Receiver Testing. Kevin Witt & Mahbubul Bari Jan 15, r1

UNH IOL 10 GIGABIT ETHERNET CONSORTIUM

DFEEYE Reference Receiver Solutions for SAS-2 Compliance Testing r0

08-027r2 Toward SSC Modulation Specs and Link Budget

Electronic Dispersion Compensation of 40-Gb/s Multimode Fiber Links Using IIR Equalization

TITLE. Image. Topic: Topic: Hee-Soo o LEE, Keysight Technologies Cindy Cui, Keysight Technologies

100GBASE-KR4, 100GBASE-CR4, & CAUI-4 Compliance and Characterization Solution for Real Time Scopes

25Gb/s Ethernet Channel Design in Context:

To learn Statistical Bit-error-rate (BER) simulation, BERlink noise budgeting and usage of ADS to model high speed I/O link circuits.

Building IBIS-AMI Models From Datasheet Specifications

Toward SSC Modulation Specs and Link Budget

EQUALIZERS. HOW DO? BY: ANKIT JAIN

32Gbaud PAM4 True BER Measurement Solution

TITLE. Novel Methodology of IBIS-AMI Hardware Correlation using Trend and Distribution Analysis for high-speed SerDes System

Bridging the Measurement and Simulation Gap Sarah Boen Marketing Manager Tektronix

End-to-End System-Level Simulations with Repeaters for PCIe Gen4: A How-To Guide

10 GIGABIT ETHERNET CONSORTIUM

Observation bandwidth

QAM-Based Transceiver Solutions for Full-Duplex Gigabit Ethernet Over 4 Pairs of UTP-5 Cable. Motivation for Using QAM

IEEE Electrical Backplane/ Twinax Cu Cable SG Objectives. Lake Tahoe, NV May 2011

Baseline proposals for copper twinaxial cable specifications Chris DiMinico MC Communications/PHY-SI LLC/Panduit

AN 835: PAM4 Signaling Fundamentals

High Speed Characterization Report

A 5-Gb/s 156-mW Transceiver with FFE/Analog Equalizer in 90-nm CMOS Technology Wang Xinghua a, Wang Zhengchen b, Gui Xiaoyan c,

TDECQ update noise treatment and equalizer optimization (revision of king_3bs_02_0217_smf)

EE290C Spring Lecture 5: Equalization Techniques. Elad Alon Dept. of EECS 9" FR4 26" FR4. 9" FR4, via stub.

Specifying a Channel Through Impulse Response. Charles Moore July 9, 2004

TDECQ changes and consequent spec limits

SAS-2 6Gbps PHY Specification

BER-optimal ADC for Serial Links

Considerations in High-Speed High Performance Die-Package-Board Co-Design. Jenny Jiang Altera Packaging Department October 2014

PCB Routing Guidelines for Signal Integrity and Power Integrity

PROLABS XENPAK-10GB-SR-C

M.2 SSIC SM Electrical Test Specification Version 1.0, Revision 0.5. August 27, 2013

PAM4 Signaling in High Speed Serial Technology: Test, Analysis, and Debug APPLICATION NOTE

Characterization and Compliance Testing for 400G/PAM4 Designs. Project Manager / Keysight Technologies

TDEC for PAM4 ('TDECQ') Changes to clause 123, to replace TDP with TDECQ Draft 1a. May 3 rd 2016 Jonathan King Finisar

A PROGRAMMABLE PRE-CURSOR ISI EQUALIZATION CIRCUIT FOR HIGH-SPEED SERIAL LINK OVER HIGHLY LOSSY BACKPLANE CHANNEL

High Speed Characterization Report

Ensuring Signal and Power Integrity for High-Speed Digital Systems

High-Speed Circuits and Systems Laboratory B.M.Yu. High-Speed Circuits and Systems Lab.

Compliance points for XLAUI/CAUI with connector

High Speed Characterization Report

Comparison of Time Domain and Statistical IBIS-AMI Analyses Mike LaBonte SiSoft

Comparison of Time Domain and Statistical IBIS-AMI Analyses

Analyze and Optimize 32- to 56- Gbps Serial Link Channels

Statistical Link Modeling

M8195A 65 GSa/s Arbitrary Waveform Generator

ECEN720: High-Speed Links Circuits and Systems Spring 2017

TDEC for PAM4 ('TDECQ') Changes to clause 123, to replace TDP with TDECQ Draft 1. May 3rd 2016 Jonathan King

Variation of COM Parameters for Package Trace and Termination Resistance

Baseline Proposal for 100G Backplane Specification Using PAM2. Mike Dudek QLogic Mike Li Altera Feb 25, 2012

SECQ and its sensitivity to measurement bandwidth

High Speed Characterization Report

PAM-4 Four Wavelength 400Gb/s solution on Duplex SMF

OIF CEI 6G LR OVERVIEW

ECEN720: High-Speed Links Circuits and Systems Spring 2017

40 AND 100 GIGABIT ETHERNET CONSORTIUM

Multilane MM Optics: Considerations for 802.3ba. John Petrilla Avago Technologies March 2008

Ultra-high-speed Interconnect Technology for Processor Communication

High Speed Characterization Report

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012

High Speed Characterization Report

Clause 71 10GBASE-KX4 PMD Test Suite Version 0.2. Technical Document. Last Updated: April 29, :07 PM

Effect of Power Noise on Multi-Gigabit Serial Links

The Practical Limitations of S Parameter Measurements and the Impact on Time- Domain Simulations of High Speed Interconnects

400G CWDM8 10 km Optical Interface Technical Specifications Revision 1.0

Transcription:

Chip-to-module far-end TX eye measurement proposal Raj Hegde & Adam Healey IEEE P802.3bs 400 Gb/s Ethernet Task Force March 2017 Vancouver, BC, Canada 1

Background In smith_3bs_01a_0915, it was shown that the module transmitter needs to provide fixed pre-cursor de-emphasis to close the link budget for a number of chip-to-module channels This need also motivated hegde_3bs_01_0116, hegde_01_042516_elect and hegde_3bs_02_0516. These contributions formed the basis for the content in 120E.3.2.1.1. It was assumed that including a loss channel in the far-end eye measurement methodology would capture the pre-cursor component requirement Was this assumption correct? 2

Questions Is it possible for the module transmitter to pass the far-end eye requirements without fixed pre-cursor equalization? Answer: Yes If the far-end eye opening requirements are met, does it matter if pre-cursor equalization is provided or not? Answer: Yes How might we better enforce the pre-cursor equalization requirement? 3

Far-end eye with hypothetical module transmitter Module Tx (incl. package) CTLE Parameter Value Parameter Value T r (b = 2) 13 ps R d 45 W A v 0.45 V C d 90 ff SNR TX 35 db z p 10 mm R LM 0.98 Z c 90 W A DD 20 mui C p 90 ff s RJ 10 mui TP4: waveform measurement point Post-processing components: loss channel + CTLE Far-end eye measurement point VEO = 2A s 1 10 COM/20 Procedure (using COM): Measure the waveform at the output of module compliance board Apply Bessel-Thomson low-pass response with 33 GHz bandwidth Apply loss channel (151 mm PCB) and reference CTLE Search over all CTLE gain settings to obtain the best eye opening With [c( 1), c(0), c(1)] = [0, 1, 0], the vertical eye opening (VEO) is 35.7 mv COM-based example supports lab findings (note that eye width and ESMW requirements also met) 4

Emulate full module-to-host link Module Tx (incl. package) Module-to-host channel (test cases are defined in the backup) Host Rx (incl. package) Parameter Value Parameter Value T r (b = 2) 13 ps R d 45 W A v, A fe 0.45 V C d 90 ff SNR TX 35 db z p 10 mm R LM 0.98 Z c 90 W A DD 20 mui C p 90 ff s RJ 10 mui Parameter Value Parameter Value R d 55 W h 0 2.6 x 10 8 V2/GHz C d z p Z c C p 280 ff 30 mm 90 W 110 ff Two equalizers are considered: Reference CTLE defined in 120E.3.1.7 (plus 33 GHz Bessel-Thomson low-pass filter) 2-stage CTLE and decision feedback equalizer (DFE) as defined in 120D.4 5

Summary of results Chip-to-module reference receiver (120E.3.1.7) * [c(-1), c(0), c(1)] Test case 1 2 3 4 5 6 7 8 9 IL at 13.28 GHz, db 8.74 8.94 4.29 8.81 4.5 9.01 9.28 10.29 11.61 COM, db [0, 1, 0] * 0.89 1.11 2.14 0.39 3.25 0.6 0.22 0.77 1.42 [ 0.1, 0.9, 0] 3.27 4.39 4.27 3.11 5.05 4.19 2.84 2.56 1.25 Penalty for no precursor, db 2.38 3.28 2.13 2.72 1.8 3.59 3.06 3.33 2.67 Chip-to-chip reference receiver (120D.4) Test case 1 2 3 4 5 6 7 8 9 IL at 13.28 GHz, db 8.74 8.94 4.29 8.81 4.5 9.01 9.28 10.29 11.61 COM, db [0, 1, 0] 4.83 4.76 4.72 4.99 5.04 5.17 4.02 4.18 4.22 [ 0.1, 0.9, 0] 8.39 8.9 6.8 7.63 7.5 8.17 6.99 7.73 7.36 Penalty for no precursor, db 3.56 4.14 2.08 2.64 2.46 3 2.97 3.55 3.14 Significant reduction in margin without the fixed pre-cursor de-emphasis Test cases 1 to 6 have low FEXT and 7 to 9 have no crosstalk 6

Is there a better way to enforce the requirement? Capture the PRBS13Q waveform and calculate the linear fit pulse as defined in 120D.3.1.3 The linear fit pulse should include the impact of the loss channel and [optimized] CTLE Find the amplitude of the pulse peak Find the magnitude of the pulse response 1 UI prior to the peak. Call this the precursor value. Define the pre-cursor ratio as the pre-cursor value divided by the pulse peak 7

Pre-cursor ratio results Chip-to-module reference receiver (120E.3.1.7) Test case 1 2 3 4 5 6 7 8 9 IL at 13.28 GHz, db 8.74 8.94 4.29 8.81 4.5 9.01 9.28 10.29 11.61 Pre-cursor ratio [0, 1, 0] 0.18 0.202 0.083 0.19 0.089 0.179 0.224 0.271 0.311 [ 0.1, 0.9, 0] 0.048 0.063 0.001 0.065 0.025 0.02 0.027 0.099 0.146 Note: Red text indicates cases with less than 3 db COM. Chip-to-chip reference receiver (120D.4) Test case 1 2 3 4 5 6 7 8 9 IL at 13.28 GHz, db 8.74 8.94 4.29 8.81 4.5 9.01 9.28 10.29 11.61 Pre-cursor ratio [0, 1, 0] 0.08 0.089 0.069 0.09 0.064 0.092 0.091 0.099 0.103 [ 0.1, 0.9, 0] 0.004 0 0.016 0.004 0.003 0 0.004 0.002 0.002 Propose a pre-cursor ratio limit of 7% 8

Summary The far-end eye opening is not sufficient to ensure that the module transmitter provides fixed pre-cursor compensation Pre-cursor equalization can have a significant impact on link performance A supplemental test is proposed to ensure that pre-cursor ISI is compensated The proposed test is relatively simple and based on established techniques Draft text to be provided 9

Backup slides IEEE P802.3bs 10 400 Gb/s Ethernet Task Force, March 2017

Test case descriptions Test case Channel No. of FEXT No. of NEXT From shanbhag_3bs_14_0623 IL at 13.28 GHz, db 1 Nelco 4000-13SI Host PCB + next gen 28Gb/s high density SMT IO 5 0 8.74 2 EM-888 Host PCB + next gen 28Gb/s press-fit stacked IO 7 0 8.94 From shanbhag_3bs_01_1014 3 Next-gen 28Gb/s high density SMT IO + 4 inch host 5 0 4.29 4 Next-gen 28Gb/s high density SMT IO + 10 inch host 5 0 8.81 5 Next-gen 28Gb/s press-fit stacked IO + 4 inch host 7 0 9.01 6 Next-gen 28Gb/s press-fit stacked IO + 10 inch host 7 0 4.5 Cisco channels 7 HCB_MCB + 3 passive 0 0 9.28 8 HCB_MCB + 4 passive 0 0 10.29 9 HCB_MCB + 5 passive 0 0 11.61 11