Engineered substrates - at the heart of 4G/5G FEM evolution

Similar documents
SOI technology platforms for 5G: Opportunities of collaboration

GLOBALFOUNDRIES RF Business Unit. November 2015

RF DEVICES: BREAKTHROUGHS THANKS TO NEW MATERIALS. Jean-René Lequepeys. Leti Devices Workshop December 3, 2017

How material engineering contributes to delivering innovation in the hyper connected world

Mostafa Emam Tuesday 14 November

RF and SOI Technologies for 5G

Mobile RF Front End Integration

FinFET vs. FD-SOI Key Advantages & Disadvantages

PAR4CR: THE DEVELOPMENT OF A NEW SDR-BASED PLATFORM TOWARDS COGNITIVE RADIO

Semiconductor and LED Markets. Jon Sabol Vice President and General Manager Semiconductor and LED Division

RF Front-End. Modules For Cellphones Patent Landscape Analysis. KnowMade. January Qualcomm. Skyworks. Qorvo. Qorvo

Future Radio Technologies Towards 5G: Research Opportunities at DCE + RF education at University of Oulu

Table 1. large-capacity battery for extended usage time. It also supports the USB 3.0 SuperSpeed standard to enable highspeed

The Future of Packaging ~ Advanced System Integration

Lecture: Integration of silicon photonics with electronics. Prepared by Jean-Marc FEDELI CEA-LETI

Technology & Manufacturing

Cellular Antenna Switches for Multimode Applications Based on a Silicon-On-Insulator (S-O-I) Technology

Mobile Radio Transformation in the Age of 5G: A Perspective on Opportunities for SOI

MEDIA RELEASE FOR IMMEDIATE RELEASE 26 JULY 2016

Innovative ultra-broadband ubiquitous Wireless communications through terahertz transceivers ibrow

Abstract: Phone performance using CDMA protocals (CDMA-2000 and WCDMA) is strongly dominated by the choice of those components closest to the

Through Glass Via (TGV) Technology for RF Applications

Design of a BAW Quadplexer Module Using NI AWR Software

Design Services Capability WiWo Tech Systems Pvt Ltd

Silicon on Insulator (SOI) Spring 2018 EE 532 Tao Chen

Power Reduction in RF

Chapter 7 Introduction to 3D Integration Technology using TSV

Signal Integrity Design of TSV-Based 3D IC

5G deployment below 6 GHz

New Wave SiP solution for Power

Archive 2017 BiTS Workshop- Image: Easyturn/iStock

Silicon Photonics: A Platform for Integration, Wafer Level Assembly and Packaging

Technical challenges for high-frequency wireless communication

Mobile Phone RF Front End Integration Roadmap. March 17, 2015 James P Young


RF MEMS To Enhance Telecommunications 1/23

Passive wireless SAW sensors using advanced piezoelectric materials and structures Sylvain Ballandras frec n sys

Update: SOI Wafer Market Continues Its Growth

Advanced Wafer Level Packaging of RF-MEMS with RDL Inductor

sensors S. Ballandras 1, J.-M Friedt 2 slides and references available at March 17, 2008

4G HIGH PERFORMANCE WITH A SMALL CHIP ANTENNA?

Wafer-scale 3D integration of silicon-on-insulator RF amplifiers

mmw to THz ultra high data rate radio access technologies

A Miniaturized Multi-Channel TR Module Design Based on Silicon Substrate

Innovative Technologies for RF & Power Applications

Fan-Out Solutions: Today, Tomorrow the Future Ron Huemoeller

Fabricating 2.5D, 3D, 5.5D Devices

Microphotonics Readiness for Commercial CMOS Manufacturing. Marco Romagnoli

450mm silicon wafers specification challenges. Mike Goldstein Intel Corp.

Application-Based Opportunities for Reused Fab Lines

Hot Topics and Cool Ideas in Scaled CMOS Analog Design

Alternatives to standard MOSFETs. What problems are we really trying to solve?

2012 LitePoint Corp LitePoint, A Teradyne Company. All rights reserved.

Lecture 5: Dynamic Link

Gallium Nitride (GaN) Technology & Product Development

Aperture Tuning: An Essential Technology in 5G Smartphones

Innovations in EDA Webcast Series

TUNABILITY in Wireless Mobile Applications. March, 2009

Requirements on 5G Development Device manufacturer s perspective

- no emitters/amplifiers available. - complex process - no CMOS-compatible

Lecture 33 - The Short Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 30, 2007

Future Networks Webinar Series

5G Antenna System Characteristics and Integration in Mobile Devices Sub 6 GHz and Milli-meter Wave Design Issues

Beamforming for 4.9G/5G Networks

Using High-Directivity Couplers in Isolatorless Cellular Phone PA Control

CMOS Digital Integrated Circuits Lec 2 Fabrication of MOSFETs

Infineon Supports LTE-A LNA Customers With Band-Specific Application Notes Generated With NI AWR Software

Low Power Communication Circuits for WSN

IN-CHIP DEVICE-LAYER THERMAL ISOLATION OF MEMS RESONATOR FOR LOWER POWER BUDGET

THE USE OF MHZ FOR 5G EARLY ROLLOUT: OPPORTUNITIES AND CHALLENGES

New advances in silicon photonics Delphine Marris-Morini

PROBLEM SET #7. EEC247B / ME C218 INTRODUCTION TO MEMS DESIGN SPRING 2015 C. Nguyen. Issued: Monday, April 27, 2015

Flexible Hybrid Electronics Fabricated with High-Performance COTS ICs using RTI CircuitFilm TM Technology

Integration Techniques for MMICs and Chip Devices in LTCC Multichip Modules for Radio Frequencies

CMP for More Than Moore

mm-wave Transceiver Challenges for the 5G and 60GHz Standards Prof. Emanuel Cohen Technion

Plan Optik AG. Plan Optik AG PRODUCT CATALOGUE

3-D Modelling of the Novel Nanoscale Screen-Grid Field Effect Transistor (SGFET)

300mm RFSOI Development toward IoT Era

A 2.4-GHz 24-dBm SOI CMOS Power Amplifier with Fully Integrated Output Balun and Switched Capacitors for Load Line Adaptation

Atomic-layer deposition of ultrathin gate dielectrics and Si new functional devices

A Novel WL-Integrated Low-Insertion-Loss Filter with Suspended High-Q Spiral Inductor and Patterned Ground Shields

Division Free Duplex in Small Form Factors. Leo Laughlin,ChunqingZhang, Mark Beach, Kevin Morris, and John Haine

insert link to the published version of your paper

Flip-Chip for MM-Wave and Broadband Packaging

PERSPECTIVES FOR DISRUPTIVE 200MM/8-INCH GAN POWER DEVICE AND GAN-IC TECHNOLOGY DR. DENIS MARCON SR. BUSINESS DEVELOPMENT MANAGER

Silicon photonics integration roadmap for applications in computing systems

SATURNE Microsystems Based on Wide Band Gap Materials for Future Space Transmitting Ultra Wideband Receiving Systems

NEXT GENERATION SILICON PHOTONICS FOR COMPUTING AND COMMUNICATION PHILIPPE ABSIL

Session 4: Mixed Signal RF

Advanced ACTPol Multichroic Horn-Coupled Polarimeter Array Fabrication on 150 mm Wafers

The 3D silicon leader. March 2012

W-band Point to Multipoint Backhaul of 4G -5G mobile in dense cities & fix residential

Index. Cambridge University Press Silicon Photonics Design Lukas Chrostowski and Michael Hochberg. Index.

TSI, or through-silicon insulation, is the

3D Integration Using Wafer-Level Packaging

it to 18 GHz, 2-W Amplifier

Full Duplex CMOS Transceiver with On-Chip Self-Interference Cancelation. Seyyed Amir Ayati

Germanium on sapphire substrates for system-on-a-chip

Piezoelectric MEMS: High Performance Oscillators

Transcription:

Engineered substrates - at the heart of 4G/5G FEM evolution Bernard ASPAR EVP Communication & Power Business Unit, Soitec SOI Consortium, Shanghai, September 2018

1 FEM market 2 RF-SOI 3 POI

RF FEM market is solid and continues to grow by more than 2x (2017-2023) 3x Switches 3x Filters Source: Yole, July 2018 Sept. 2018 3 SOI Consortium, Shanghai Engineered Substrates - at the heart of 4G/5G FEM evolution

Number of bands and bands combinations FEM market dynamic LTE advanced and 5G roll out will continue to drive FEM complexity increase: More bands and bands combinations Larger bands and higher frequency bands Carrier aggregation uplink: double the main path MIMO 4x4 More antennas: increase the number of diversity modules 60 50 40 30 Expecting >50mm² RF-SOI inside a 5G FEM RF-SOI average area (mm²) in a front end module LTE A Switches Tuners LNA CA DL LTE A PRO Switches Tuners LNA MIMO 5G<6GHz Switches Tuners LNA MIMO CA UL Bands 20 3G ASM LTE Switches Tuners 10 2G 0 2010 2012 2014 2016 2018 2020 Source: Soitec internal Sept. 2018 4 SOI Consortium, Shanghai Engineered Substrates - at the heart of 4G/5G FEM evolution

1 FEM market 2 RF-SOI 3 POI

RF-SOI is the standard technology for FEM, switches, antenna tuner,... Antenna tuner RF-SOI Switch RF-SOI Diplexer Coupler RF-SOI LNA RF-SOI PA 3G LTE RF-SOI Sept. 2018 6 SOI Consortium, Shanghai Engineered Substrates - at the heart of 4G/5G FEM evolution

Sept. 2018 7 SOI Consortium, Shanghai Engineered Substrates - at the heart of 4G/5G FEM evolution

RF-SOI: in strong demand and growing at 15% CAGR RF-SOI standard technology in FEM Switches, tuners, LNAs RF-SOI demand continues to explode Expecting to break the 2M wafers (200 mm equivalent) by 2020 RF-SOI volume per year (Kwafers - 200mm eq.) 2500 2000 1500 1000 500 0 2014 2015 2016 2017 2018 2019 2020 Source: Soitec internal Volume(actual) Volume forecast Sept. 2018 8 SOI Consortium, Shanghai Engineered Substrates - at the heart of 4G/5G FEM evolution

Soitec RF-SOI wafers: HR-SOI & RFeSI substrates HR-SOI RFeSI Enhanced Signal Integrity Value proposition RFeSI vs. HR-SOI performance Mono-crystal Top Material Buried Oxide PERFORMANCE Higher Linearity Lower RF losses Lower crosstalk High quality passives RF Loss COST Crosstalk Linearity Lower than GaAs and MEMS Integration with switch, amplifiers and passives $$$ Thermal Conductivity Die Size HR-SOI High Q Passives RFeSI RFeSI relies on a unique Trap Rich layer that will limit high frequency signal propagation in the substrate - boosting device RF performance AREA Available in 200/300mm Lower die size Source: Soitec internal Sept. 2018 9 SOI Consortium, Shanghai Engineered Substrates - at the heart of 4G/5G FEM evolution

200mm and 300mm required to address growth and technology requirements 200mm production is and will remain very strong: Majority of current products Well established ecosystem Will continue to grow Strong partnership with SIMGUI 300mm is in high volume production and will capture part of the growth: Advanced nodes: LNA performances Logic shrink mmw capability Soitec fabs in Bernin + SIngapore Sept. 2018 10 SOI Consortium, Shanghai Engineered Substrates - at the heart of 4G/5G FEM evolution

Soitec is supporting both 200mm and 300mm growth 200mm SOI Soitec Bernin I, France HVM 300mm SOI Soitec Bernin II, France HVM 900K wafers/.y capacity with plan to extend to 950Kw/y Simgui, China Ramp to HVM Pasir Ris, Singapore Ready HVM 650K wafers/y. capacity with plan to extend to 800K Total 200mm capacity 1.1M wafers/y. by FY 19 (0.5M/y equivalent 300mm) 150K wafers/y. capacity Plan to extend to support China & WWM Contemplated capacity: 800K wafers/y + EPI capacity Sept. 2018 11 SOI Consortium, Shanghai Engineered Substrates - at the heart of 4G/5G FEM evolution Total potential 300mm capacity Up to 1.5 M wafers/y.

1 FEM market 2 RF-SOI 3 POI

New substrate to address the 4G/5G filters evolution Piezo on Insulator engineered substrates (POI) Requirements : Larger bandwidth filter POI value: Improved coupling (K²) Integration on same die Higher frequency bands Thin piezo structure Filter thickness Coupling factor k² Band density Increasing # of band combinations Built-in temperature compensation Multiple filters integration Temperature compensation Max frequency Quality factor (Bode Q max value) Piezo on Insulator substrate (POI) Source: Soitec internal SAW on POI Bulk SAW Bulk BAW Sept. 2018 13 SOI Consortium, Shanghai Engineered Substrates - at the heart of 4G/5G FEM evolution

Example of SAW resonator devices on POI Internal device performed using frec n sys SAW design and processing High performance SAW guided mode on thin film Smart Cut POI Bode Q max value > 1600 @ 1.6 GHz Coupling factor Ks² > 8% for frequency > 1.6 GHz TCF measured < 10 ppm.k -1 SAW on POI resonator response Resonator performance measurement demonstrates POI can address the most challenging 4G/5G sub 6GHz bands requirements Source: Soitec Sept. 2018 14 SOI Consortium, Shanghai Engineered Substrates - at the heart of 4G/5G FEM evolution

Soitec POI products for SAW filters LiTaO3 (LTO) on Si - 150mm: Established process: 1000+ wafers produced Both Smart Stacking and Smart Cut technologies Very Thin Piezo layer capability: Piezo layer thickness down to 350 nm 5% Piezo film uniformity Lower than 40 nm range demonstrated Activity located in Bernin - Dedicated clean room 150 mm diameter LTO/Si structure Sept. 2018 15 SOI Consortium, Shanghai Engineered Substrates - at the heart of 4G/5G FEM evolution

Closing Remarks RF-SOI demand remains strong and still growing driven by 4G LTE advanced and upcoming 5G sub 6GHz Soitec is adding RFSOI manufacturing capacity directly (300mm) or through partnership (200mm with Simgui) POI: a new set of engineered substrate to produce high performing filters addressing the most difficult cellular bands Soitec is supporting the 5G Front End evolution by developing new engineered substrates Sept. 2018 16 SOI Consortium, Shanghai Engineered Substrates - at the heart of 4G/5G FEM evolution

Thank you Soitec is proudly launching its WeChat channel today Follow us to stay tuned on Soitec in China! Sept. 2018 17 SOI Consortium, Shanghai Engineered Substrates - at the heart of 4G/5G FEM evolution