The HC-5560 Digital Line Transcoder

Similar documents
NO RECOMMENDED REPLACEMENT

CD22103A. CMOS HDB3 (High Density Bipolar 3 Transcoder for 2.048/8.448Mb/s Transmission Applications. Features. Part Number Information.

IEEE Standard Test Access Port and Boundary Scan Register for the ISL5216 (QPDC)

SEN366 Computer Networks

Digital to Digital Encoding

Chapter 4 Digital Transmission 4.1

Chapter 5: Modulation Techniques. Abdullah Al-Meshal

EE4367 Telecom. Switching & Transmission. Prof. Murat Torlak

Introduction: Presence or absence of inherent error detection properties.

Digital Transmission

DATASHEET HSP Features. Description. Applications. Ordering Information. Block Diagram. Digital QPSK Demodulator. FN4162 Rev 3.

Digital Transmission (Line Coding) EE4367 Telecom. Switching & Transmission. Pulse Transmission

INTERNATIONAL TELECOMMUNICATION UNION

COMPUTER COMMUNICATION AND NETWORKS ENCODING TECHNIQUES

PHYSICAL/ELECTRICAL CHARACTERISTICS OF HIERARCHICAL DIGITAL INTERFACES. (Geneva, 1972; further amended)

Lecture (06) Digital Coding techniques (II) Coverting Digital data to Digital Signals

B.E SEMESTER: 4 INFORMATION TECHNOLOGY

MTI 7603 Pseudo-Ternary Codes

Lecture 3 Concepts for the Data Communications and Computer Interconnection

EL2142. Features. Differential Line Receiver. Applications. Ordering Information. Pinout. Data Sheet February 11, 2005 FN7049.1

HA4600. Features. 480MHz, SOT-23, Video Buffer with Output Disable. Applications. Pinouts. Ordering Information. Truth Table

Lecture-8 Transmission of Signals

Appendix C T1 Overview

Line Coding for Digital Communication

82C84A. CMOS Clock Generator Driver. Description. Features. Ordering Information. Pinouts FN March 1997

CHAPTER 3 Syllabus (2006 scheme syllabus) Differential pulse code modulation DPCM transmitter

CTD600 Communication Trainer kit

UNIT TEST I Digital Communication

CD Features. 5V Low Power Subscriber DTMF Receiver. Pinouts. Ordering Information. Functional Diagram

Digital signal is denoted by discreet signal, which represents digital data.there are three types of line coding schemes available:

CHAPTER 2. Instructor: Mr. Abhijit Parmar Course: Mobile Computing and Wireless Communication ( )

INTERNATIONAL TELECOMMUNICATION UNION. SERIES G: TRANSMISSION SYSTEMS AND MEDIA, DIGITAL SYSTEMS AND NETWORKS Digital terminal equipments General

About the Tutorial. Audience. Prerequisites. Disclaimer & Copyright

PRISM Power Management Modes

Features. NOTE: Non-designated pins are no connects and are not electrically connected internally.

CA3046. General Purpose NPN Transistor Array. Features. Applications. Ordering Information. Pinout. Data Sheet May 2001 File Number 341.

HA Features. 650ns Precision Sample and Hold Amplifier. Applications. Functional Diagram. Ordering Information. Pinout

Digital Transceiver using H-Ternary Line Coding Technique

Error Propagation Significance of Viterbi Decoding of Modal and Non-Modal Ternary Line Codes

Digital Transmission (Line Coding)

ML PCM Codec Filter Mono Circuit

CA5260, CA5260A. 3MHz, BiMOS Microprocessor Operational Amplifiers with MOSFET Input/CMOS Output. Features. Description.

DIGITAL COMMUNICATION

HD Features. CMOS Universal Asynchronous Receiver Transmitter (UART) Ordering Information. Pinout

XRT7295AE E3 (34.368Mbps) Integrated line Receiver

Chapter 1 Line Code Encoder

HA-2602/883. Wideband, High Impedance Operational Amplifier. Description. Features. Applications. Part Number Information. Pinout.

Digital Transmission

EECE494: Computer Bus and SoC Interfacing. Serial Communication: RS-232. Dr. Charles Kim Electrical and Computer Engineering Howard University

Data Communications and Networking (Module 2)

Manchester Coding and Decoding Generation Theortical and Expermental Design

Overview. Chapter 4. Design Factors. Electromagnetic Spectrum

DATASHEET HI-524. Features. Applications. Functional Diagram. Ordering Information. Pinout. 4-Channel Wideband and Video Multiplexer

Description TRC NC EPE GND CLS1 RRD CLS2 RBR8 SBS RBR7 PI RBR6 CRL RBR5 TBR8 RBR4 TBR7 RBR3 TBR6 RBR2 TBR5 RBR1 TBR4 PE TBR3 FE TBR2 OE TBR1 SFD

6. has units of bits/second. a. Throughput b. Propagation speed c. Propagation time d. (b)or(c)

HI-201HS. Features. High Speed, Quad SPST, CMOS Analog Switch. Applications. Ordering Information. Pinout (Switches Shown For Logic 1 Input) FN3123.

Communications I (ELCN 306)

Hello and welcome to today s lecture. In the last couple of lectures we have discussed about various transmission media.

CA3012. FM IF Wideband Amplifier. Description. Features. Applications. Ordering Information. Schematic Diagram. Pinout.

Wireless Communications

CA741, CA741C, CA1458, CA1558, LM741, LM741C, LM1458

Evaluation Board Analog Output Functions and Characteristics

HA-2600, HA Features. 12MHz, High Input Impedance Operational Amplifiers. Applications. Pinouts. Ordering Information

RECOMMENDATION ITU-R BT.1302 *

DATASHEET HI-201HS. Features. Applications. Ordering Information. Pinout (Switches Shown For Logic 1 Input) High Speed, Quad SPST, CMOS Analog Switch

Time division multiplexing The block diagram for TDM is illustrated as shown in the figure

HI Bit, 40 MSPS, High Speed D/A Converter

DATASHEET HD Features. Description. Ordering Information. CMOS Manchester Encoder-Decoder. FN2961 Rev 1.00 Page 1 of 16.

XR-T6165 Codirectional Digital Data Processor

Qiz 1. 3.discrete time signals can be obtained by a continuous-time signal. a. sampling b. digitizing c.defined d.

Current Sharing Technique for VRMs

1 V NAME. Clock Pulse. Unipolar NRZ NRZ AMI NRZ HDB3

HA-2520, HA MHz, High Slew Rate, Uncompensated, High Input Impedance, Operational Amplifiers. Features. Applications. Ordering Information

MSAN B1Q Line Code Tutorial Application Note. Introduction. Line Coding

HA-2640, HA Features. 4MHz, High Supply Voltage Operational Amplifiers. Applications. Ordering Information. Pinouts

Department of Electronics & Telecommunication Engg. LAB MANUAL. B.Tech V Semester [ ] (Branch: ETE)

9.4. Synchronization:

Year : TYEJ Sub: Digital Communication (17535) Assignment No. 1. Introduction of Digital Communication. Question Exam Marks

Class 4 ((Communication and Computer Networks))

Comm 502: Communication Theory. Lecture 4. Line Coding M-ary PCM-Delta Modulation

Transmission Line Drivers and Receivers for TIA/EIA Standards RS-422 and RS-423

DS2186. Transmit Line Interface FEATURES PIN ASSIGNMENT

COSC 3213: Computer Networks I: Chapter 3 Handout #4. Instructor: Dr. Marvin Mandelbaum Department of Computer Science York University Section A

HI-200, HI-201. Dual/Quad SPST, CMOS Analog Switches. Features. Applications. Ordering Information. Functional Diagram FN3121.8

Digital Communication

CDP1881C, CDP1882, CDP1882C

MARKING RANGE ( C) PACKAGE DWG. # HA-2600 (METAL CAN)

Transmission Line Drivers and Receivers for TIA EIA Standards RS-422 and RS-423

Learning Material Ver 1.1

HA Features. 12MHz, High Input Impedance, Operational Amplifier. Applications. Pinout. Part Number Information. Data Sheet May 2003 FN2893.

MM5452 MM5453 Liquid Crystal Display Drivers

LM125 Precision Dual Tracking Regulator

PHYTER 100 Base-TX Reference Clock Jitter Tolerance

Signal Encoding Techniques

DATASHEET EL7240, EL7241. Features. Pinouts. Applications. Ordering Information. Operating Voltage Range. High Speed Coil Drivers

DATASHEET HC5503T. Features. Applications. Ordering Information. Block Diagram. Balanced PBX/Key System SLIC, Subscriber Line Interface Circuit

Ș.l. dr. ing. Lucian-Florentin Bărbulescu

Department of Electronics & Communication Engineering LAB MANUAL SUBJECT: DIGITAL COMMUNICATION LABORATORY [ECE324] (Branch: ECE)

RECOMMENDATION ITU-R BT *

Basic Communications Theory Chapter 2

Transcription:

TM The HC-5560 Digital Line Transcoder Application Note January 1997 AN573.l Introduction The Intersil HC-5560 digital line transcoder provides mode selectable, pseudo ternary line coding and decoding schemes for North American and European transmission lines. Coding schemes include Alternate Mark Inversion (AMI), Bipolar with N Zero Substitution (BNZS), and High Density Bipolar 3 (HDB3), used for transmission lines as follows: AMI: North American T1 (1.544MHz) and T1C (3.152MHz) lines B6ZS: North American T2 (6.3212MHz) lines B8ZS: North American T1 (1.544MHz) lines HDB3: European PCM30 (2.048 and 8.448MHz) CEPT lines. Recommended by CCITT The transcoder is a single chip, single supply device fabricated with standard cell CMOS. Features include simultaneous coding and decoding, asynchronous operation, loop back mode, transmission error detection, an alarm indication signal, and a full chip reset. This application note will describe why coding for digital transmission is necessary, the types of coding, which is best, and why, and the functionality and applications of the HC-5560 digital line transcoder. Unipolar Coding The most basic transmission code is unipolar or unbalanced coding whereby each discrete variable to be transmitted is assigned a different level, 0V and +3V, for example: UNIPOLAR (UNBALANCED) SIGNAL There are, however, a number of disadvantages: The average power (Ao/2) is two times other codes The coded signal contains DC and low frequency components. When long strings of zeros are present, a DC or baseline wander occurs. This results in loss of timing and data because a receiver/repeater cannot optimally discriminate ones and zeros. Why Line Coding? Transmission of serial data over any distance, be it a twisted pair, fiber optic link, coaxial cable, etc., requires maintenance of the data as it is transmitted (through repeaters, echo cancellors etc.). The data integrity must be maintained through data reconstruction, with proper timing, and retransmitted. Line codes were created to facilitate this maintenance. In selecting a particular line coding scheme some considerations must be made, as not all line codes adequately provide the all important synchronization between transmitter and receiver. Other considerations for line code selection are noise and interference levels, error detection/checking, implementation requirements, and the available bandwidth. DC WANDER Repeaters/receivers require a minimum pulse density for proper timing extraction. Long strings of ones or zeros contain no timing information and lead to timing jitter and possible loss of synchronization. There is no provision for line error rate monitoring. Bipolar Coding is Better With bipolar, or balanced, coding, the same data may be transmitted more efficiently achieving the same error distance with half the power (Ao/4). This coding is often referred to as Non-Return to Zero (NRZ) coding as the signal level is maintained for the duration of the signal interval. 1 CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 1-888-INTERSIL or 321-724-7143 Intersil (and design) is a trademark of Intersil Americas Inc. Copyright Intersil Americas Inc. 2001. All Rights Reserved

Although bipolar coding is more efficient than unipolar, it still lacks provisions for line error monitoring, and is susceptible to DC wander and timing jitter. The HC-5560 digital line transcoder provides a number of augmented bipolar coding schemes which: Eliminate DC Wander Minimize Timing Jitter BIPOLAR (BALANCED) SIGNAL Provide for Line Error Monitoring This is accomplished by introducing controlled redundancy in the code through extra coding levels. B8ZS is used commonly in North American T1(1.544MHz) and T1C(3.152MHz) carriers. For every string of 8 zeros, bipolar code is substituted according to the following rules: 1) If the immediate preceding pulse is of (-) polarity, then code each group of 8 zeros as 000-+0+-. 2) If the immediate preceding pulse is of (z) polarity, then code each group of 8 zeros as 000+-0-+. Line Code Descriptions The HC-5560 transcoder allows a user to implement any of the four line coding schemes described below. AMI, Alternate Mark Inversion, is used primarily in North American T1 (1.544MHz) and T1C (3.152MHz) carriers. Zeros are coded as the absence of a pulse and one s are coded alternately as positive or negative pulses. This type of coding reduces the average voltage level to zero to eliminate DC spectral components, thereby eliminating DC wander. To facilitate timing maintenance at regenerative repeaters along a transmission path, a minimum pulse density of logic 1 s is required. Using AMI, there is a possibility of long strings of zeros and the required density may not always exist, leading to timing jitter and therefore higher error rates. A method for insuring a minimum logic 1 density by substituting bipolar code in place of strings of 0 s is called BNZS or Bipolar with N Zero Substitution. B6ZS is used commonly in North American T2 (6.3212MHz) carriers. For every string of 6 zeros, bipolar code is substituted according to the following rule: If the immediate preceding pulse is of (-) polarity, then code each group of 6 zeros as 0-+0+-, and if the immediate preceding pulse is of (+) polarity, code each group of 6 zeros as 0+-0+. One can see the consecutive logic 1 pulses of the same polarity violate the AMI coding scheme. The BNZS coding schemes, in addition to eliminating DC wander, minimize timing jitter and allow a line error monitoring capability. Another coding scheme is HDB3, high density bipolar 3, used primarily in Europe for 2.048MHz carriers. This code is similar to BNZS in that it substitutes bipolar code for 4 consecutive zeros according to the following rules: 1) If the polarity of the immediate preceding pulse is (-) and there have been an odd (even) number of logic 1 pulses since the last substitution, each group of 4 consecutive zeros is coded as 000-(+00+). 2) If the polarity of the immediate preceding pulse is (+) then the substitution is 000+(-00-) for odd (even) number of logic 1 pulses since the last substitution. 2

The 3 in HDB3 refers to the coding format that precludes strings of zeros greater than 3. Note that violations are produced only in the fourth bit location of the substitution code and that successive substitutions produce alternate polarity violations. A summary graph of all four substitution coding schemes is illustrated in Figure 1. To simplify timing recovery, logic 1 s are encoded with 50% duty cycle pulses. Transmitter (Coder) The transmitter codes a non-return to zero (NRZ) binary unipolar input signal (NRZ IN) into two binary unipolar return to zero (RZ) output signals (OUT1, OUT2). These output signals represent the NRZ data stream modified according to the selected encoding scheme (i.e., AMI, B8ZS, B6ZS, HDB3) and are externally mixed together (usually via a transistor or transformer network) to create a ternary bipolar signal for driving transmission lines. Receiver (Decoder) The receiver accepts as its input the ternary data from the transmission line that has been externally split into two binary unipolar return to zero signals (A IN and B IN ). These signals are decoded, according to the rules of the selected line code into one binary unipolar NRZ output signal (NRZ OUT). FIGURE 1. SUMMARY OF CODING SCHEMES PROVIDED BY THE HC-5560 TRANSCODER Functional Description The HC-5560 transcoder can be divided into six sections: transmitter (coder), receiver (decoder), error detector, all ones detector, testing functions, and output controls. A block diagram is shown in Figure 2. The encoder and decoder sections of the chip perform independently (excluding loopback condition) and may operate simultaneously. Error Detector The Error output signal is active high for one cycle of CLK DEC upon the detection of any bipolar violation in the received A IN and B IN signals that is not part of the selected line coding scheme. The bipolar violation is not removed, however, and shows up as a pulse in the NRZ DATA OUT signal. In addition, the Error output signal monitors the received A IN and B IN signals for a string of zeros that violates the maximum consecutive zeros allowed for the selected line coding scheme (i.e., 8 for B8ZS, 6 for B6ZS, and 4 for HDB3). In the event that an excessive amount of zeros is detected, the Error output signal will be active high for one cycle of CLK DEC during the zero that exceeds the maximum number. In the case that a high level should simultaneously appear on both received input signals A IN and B IN a logical one is assumed and appears on the NRZ data out stream with the error signal active. All Ones Detector An input signal received at inputs A IN and B IN that consists of all ones (or marks) is detected and signalled by a high level at the alarm indication signal (AIS) output is set to a high level when less than three zeros are received during one period of Reset AIS immediately followed by another period of Reset AIS containing less than three zeros. The AIS output is reset to a low level upon the first period of Reset AIS containing 3 or more zeros. FIGURE 2. HC-5560 TRANSCODER FUNCTIONAL BLOCK DIAGRAM 3

Testing Functions A logic high level on LTE enables a loopback condition where OUT1 is internally connected to input A IN and OUT2 is internally connected to B IN (this disables inputs A IN and B IN to external signals). In this condition, the input signal NRZ DATA IN appears at output NRZ DATA OUT (delayed by the amount of clock cycles it takes to encode and decode the selected line code). A decode clock must be supplied for this operation. The Reset input can be used to initialize this process. Output Controls The output controls are Output Enable and Force AIS. These pins allow normal operation, force OUT1 and OUT2 to zero, or force OUT1 and OUT2 to output all ones (AIS condition). Applications The HC-5560 transcoder is designed for use in North American and European PCM transmission lines where pseudo ternary line code substitution schemes are desired. Any equipment that interfaces to T1, T1C, T2 or PCM30 transmission lines may incorporate transcoders. Such equipment includes multiplexers, channel service units, echo cancellors, repeaters, etc. This section will illustrate and describe a basic circuit application, and various system level applications examples. Basic Applications Circuit The basic applications circuit is shown in Figure 3. The encoder accepts serially clocked unipolar non-return to zero (NRZ/PCM) data at the NRZ IN pin and codes it into two unipolar return to zero (RZ) signals at pins OUT1 and OUT2. A coding scheme is chosen via mode select pins MS1 and MS2. Data is clocked in on the negative edge of ECLK and clocked out on the positive edge of ECLK. The outputs must be mixed externally, via a transistor/transformer network, to produce the ternary bipolar code selected and to drive the transmission line. The length of OUT1 and OUT2 are set by the length of the positive ECLK pulse. To decode ternary coded data, the signal must first be split into two unipolar signals and presented to the A IN and B IN pins. This may be accomplished by an amplifier with a differential output, and two comparators. Both inputs are sampled by the positive edge of DCLK. Decoded data is clocked out in NRZ form to the NRZ OUT pin on the positive edge of DCLK. All the logic inputs and outputs are TTL compatible. System Level Examples Examples of system level transcoder applications are illustrated in Figure 4 through 8. 4

FORCE A/S LOOP TEST ENABLE RESET OUTPUT ENABLE FIGURE 3. BASIC TRNASCODER APPLICATIONS CIRCUIT FIGURE 4. M12 MULTIPLIER 5

FIGURE 5. CHANNEL SERVICE UNIT (CSU) FIGURE 6. ECHO CANCELLOR All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation s quality certifications can be viewed at www.intersil.com/design/quality Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or FIGURE its subsidiaries 7. T1 for COMPRESSION its use; nor for any BY infringements ADPCM of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. Sales Office Headquarters NORTH AMERICA Intersil Corporation 7585 Irvine Center Drive Suite 100 Irvine, CA 92618 TEL: (949) 341-7000 FAX: (949) 341-7123 For information regarding Intersil Corporation and its products, see www.intersil.com 6 Intersil Corporation 2401 Palm Bay Rd. Palm Bay, FL 32905 TEL: (321) 724-7000 FAX: (321) 724-7946 EUROPE Intersil Europe Sarl Ave. William Graisse, 3 1006 Lausanne Switzerland TEL: +41 21 6140560 FAX: +41 21 6140579 ASIA Intersil Corporation Unit 1804 18/F Guangdong Water Building 83 Austin Road TST, Kowloon Hong Kong TEL: +852 2723 6339 FAX: +852 2730 1433

FIGURE 8. DIGITAL CROSS CONNECT (DCS) 7