Design of Single to Differential Amplifier using 180 nm CMOS Process

Similar documents
Design and Simulation Study of Active Balun Circuits for WiMAX Applications

DESIGN ANALYSIS AND COMPARATIVE STUDY OF RF RECEIVER FRONT-ENDS IN 0.18-µM CMOS

THE INTERNATIONAL JOURNAL OF SCIENCE & TECHNOLEDGE

DESIGN OF LOW POWER CMOS LOW NOISE AMPLIFIER USING CURRENT REUSE METHOD-A REVIEW

Design of High Gain and Low Noise CMOS Gilbert Cell Mixer for Receiver Front End Design

Document Version Publisher s PDF, also known as Version of Record (includes final page, issue and volume numbers)

Design of Wide Tuning Range and Low Power Dissipation of VCRO in 50nm CMOS Technology

A Low Power Single Ended Inductorless Wideband CMOS LNA with G m Enhancement and Noise Cancellation

Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science

DESIGN OF CMOS BASED FM MODULATOR USING 90NM TECHNOLOGY ON CADENCE VIRTUOSO TOOL

Implementation of Current Reuse Structure in LNAUsing 90nm VLSI Technology for ISM Radio Frequency System

1-13GHz Wideband LNA utilizing a Transformer as a Compact Inter-stage Network in 65nm CMOS

An Inductor-Less Broadband Low Noise Amplifier Using Switched Capacitor with Composite Transistor Pair in 90 nm CMOS Technology

RF CMOS 0.5 µm Low Noise Amplifier and Mixer Design

Performance Analysis of Narrowband and Wideband LNA s for Bluetooth and IR-UWB

Design and Analysis of High Gain Differential Amplifier Using Various Topologies

Lecture 20: Passive Mixers

Systematic Approach for Designing Ultra Wide Band Power Amplifier

A 3 8 GHz Broadband Low Power Mixer

Design of Low Power Linear Multi-band CMOS Gm-C Filter

Design of low-loss 60 GHz integrated antenna switch in 65 nm CMOS

Chapter 6. Case Study: 2.4-GHz Direct Conversion Receiver. 6.1 Receiver Front-End Design

A 2.4-Ghz Differential Low-noise Amplifiers using 0.18um CMOS Technology

Synthesis of Optimal On-Chip Baluns

DESIGN OF 2.4 GHZ LOW POWER CMOS TRANSMITTER FRONT END

Low-Power RF Integrated Circuit Design Techniques for Short-Range Wireless Connectivity

A 3 5 GHz CMOS High Linearity Ultra Wideband Low Noise Amplifier in 0.18µ CMOS

CMOS Design of Wideband Inductor-Less LNA

A Compact GHz Ultra-Wideband Low-Noise Amplifier in 0.13-m CMOS Po-Yu Chang and Shawn S. H. Hsu, Member, IEEE

1P6M 0.18-µm Low Power CMOS Ring Oscillator for Radio Frequency Applications

Quadrature GPS Receiver Front-End in 0.13μm CMOS: The QLMV cell

Dual-Frequency GNSS Front-End ASIC Design

Performance Evaluation of Different Types of CMOS Operational Transconductance Amplifier

Design of A Wideband Active Differential Balun by HMIC

Designing a 960 MHz CMOS LNA and Mixer using ADS. EE 5390 RFIC Design Michelle Montoya Alfredo Perez. April 15, 2004

SP 22.3: A 12mW Wide Dynamic Range CMOS Front-End for a Portable GPS Receiver

CHAPTER 3 CMOS LOW NOISE AMPLIFIERS

Design technique of broadband CMOS LNA for DC 11 GHz SDR

International Journal of Pure and Applied Mathematics

Fully integrated CMOS transmitter design considerations

IJSRD - International Journal for Scientific Research & Development Vol. 4, Issue 02, 2016 ISSN (online):

ISSCC 2006 / SESSION 11 / RF BUILDING BLOCKS AND PLLS / 11.9

Keywords - Analog Multiplier, Four-Quadrant, FVF Differential Structure, Source Follower.

Wideband Active-RC Channel Selection Filter for 5-GHz Wireless LAN

Technical Article A DIRECT QUADRATURE MODULATOR IC FOR 0.9 TO 2.5 GHZ WIRELESS SYSTEMS

A PSEUDO-CLASS-AB TELESCOPIC-CASCODE OPERATIONAL AMPLIFIER

An Asymmetrical Bulk CMOS Switch for 2.4 GHz Application

Evaluating and Optimizing Tradeoffs in CMOS RFIC Upconversion Mixer Design. by Dr. Stephen Long University of California, Santa Barbara

Designing a fully integrated low noise Tunable-Q Active Inductor for RF applications

Co-design Approach of RMSA with CMOS LNA for Millimeter Wave Applications

Design of a Broadband HEMT Mixer for UWB Applications

Noise Analysis for low-voltage low-power CMOS RF low noise amplifier. Mai M. Goda, Mohammed K. Salama, Ahmed M. Soliman

RF transmitter with Cartesian feedback

CMOS LNA Design for Ultra Wide Band - Review

A Volterra Series Approach for the Design of Low-Voltage CG-CS Active Baluns

VLSI Chip Design Project TSEK06

Ultra Wideband Amplifier Senior Project Proposal

THERE is currently a great deal of activity directed toward

10 GHz Voltage Controlled Ring Oscillator for High Speed Application in 130nm CMOS Technology

A 2.6GHz/5.2GHz CMOS Voltage-Controlled Oscillator*

ALTHOUGH zero-if and low-if architectures have been

DESIGN OF 3 TO 5 GHz CMOS LOW NOISE AMPLIFIER FOR ULTRA-WIDEBAND (UWB) SYSTEM

WITH THE exploding growth of the wireless communication

Linearization Method Using Variable Capacitance in Inter-Stage Matching Networks for CMOS Power Amplifier

Highly linear common-gate mixer employing intrinsic second and third order distortion cancellation

Ground-Adjustable Inductor for Wide-Tuning VCO Design Wu-Shiung Feng, Chin-I Yeh, Ho-Hsin Li, and Cheng-Ming Tsao

2.Circuits Design 2.1 Proposed balun LNA topology

A 24-GHz Quadrature Receiver Front-end in 90-nm CMOS

A RF Low Power 0.18-µm based CMOS Differential Ring Oscillator

A Novel Design of Low Voltage,Wilson Current Mirror based Wideband Operational Transconductance Amplifier

International Journal of Advance Engineering and Research Development. Comparitive Analysis of Two stage Operational Amplifier

A Comparative Analysis between Homodyne and Heterodyne Receiver Architecture Md Sarwar Hossain * & Muhammad Sajjad Hussain **

ITRS: RF and Analog/Mixed- Signal Technologies for Wireless Communications. Nick Krajewski CMPE /16/2005

A 2.4 GHZ RECEIVER IN SILICON-ON-SAPPHIRE MICHAEL PETERS. B.S., Kansas State University, 2009 A REPORT

A Performance Comparision of OTA Based VCO and Telescopic OTA Based VCO for PLL in 0.18um CMOS Process

Design of a Wideband LNA for Human Body Communication

A 3-6 Ghz Current Reuse Noise Cancelling Low Noise Amplifier For WLAN And WPAN Application

A CMOS GHz UWB LNA Employing Modified Derivative Superposition Method

Research and Design of Envelope Tracking Amplifier for WLAN g

A high image rejection SiGe low noise amplifier using passive notch filter

Simulation and Design Analysis of Integrated Receiver System for Millimeter Wave Applications

A-1.8V Operation Switchable Direct-Conversion Receiver with sub-harmonic mixer

A passive circuit based RF optimization methodology for wireless sensor network nodes. Article (peer-reviewed)

Performance Comparison of RF CMOS Low Noise Amplifiers in 0.18-µm technology scale

EECS 290C: Advanced circuit design for wireless Class Final Project Due: Thu May/02/2019

A Millimeter-Wave Power Amplifier Concept in SiGe BiCMOS Technology for Investigating HBT Physical Limitations

Layout Design of LC VCO with Current Mirror Using 0.18 µm Technology

High-Linearity CMOS. RF Front-End Circuits

Long Range Passive RF-ID Tag With UWB Transmitter

Design and Implementation of a 1-5 GHz UWB Low Noise Amplifier in 0.18 um CMOS

Noise Figure Degradation Analysis of Power/Ground Noise on 900MHz LNA for UHF RFID

RF/Microwave Circuits I. Introduction Fall 2003

CHAPTER 3. Instrumentation Amplifier (IA) Background. 3.1 Introduction. 3.2 Instrumentation Amplifier Architecture and Configurations

Implementation and Performance analysis of Digital to Analog Convertor Using Custom Designer

A 24 GHz integrated SiGe BiCMOS vital signs detection radar front-end

A GHz High Gain LNA for Broadband Applications.

A Multiobjective Optimization based Fast and Robust Design Methodology for Low Power and Low Phase Noise Current Starved VCO Gaurav Sharma 1

Reconfigurable and Simultaneous Dual Band Galileo/GPS Front-end Receiver in 0.13µm RFCMOS

Hot Topics and Cool Ideas in Scaled CMOS Analog Design

Design of a Capacitor-less Low Dropout Voltage Regulator

Transcription:

Design of Single to Differential Amplifier using 180 nm CMOS Process Bhoomi Patel 1, Amee Mankad 2 P.G. Student, Department of Electronics and Communication Engineering, Shantilal Shah Engineering College, Bhavnagar, Gujarat, India 1 bhoomipatel7960@gmail.com 1 Assistant Professor, Department of Electronics and Communication Engineering, Shantilal Shah Engineering College, Bhavnagar, Gujarat, India 2 ameechhaya@yahoo.in 2 Abstract An Active balun for 500 MHz is presented in this paper. An active balun converts single-ended input signals to differential signals. The design is implemented using 180 nm CMOS process and it operates from 400MHz to 1 GHz. The study elaborates the design technique to improve the mixer performance. The main aim is to increase the voltage swing. Four metal layers are available to design. Keywords: Balun, voltage swing, CMOS 1. Introduction Design of the modern Radio Frequency Integrated Circuits (RFIC) receivers becoming more and more challenging. The simplest receiver is consists of Low Noise Amplifier (LNA) to amplify signal and mixer to convert high frequency signal to lower frequencies. The signal that comes from antenna to LNA is single-ended. It should split input signal into two signals opposite in phase and equal in amplitude. This type of circuit is called as phase splitters or BALUNs (BALanced to UNbalanced converter).to save the power, balun can be integrated with LNA. LNA has to fulfill a lot of requirements. Beside its basic parameters, like noise figure, gain, impedance matching and current consumption, it also has to provide small phase and gain imbalance. It is not easy to design a circuit that thatl meet all these requirements. And if one will succeed then power consumption of such balun and LNA will very often exceed power consumption of both circuits separately. This paper is focused on balun as a separate block. Baluns can be divided into two groups: passive and active. Passive circuits are not a popular choice in ICs. The passive elements have capacitors and especially inductors, which consumes a lot of chip area. It will increase the cost. The main disadvantage is passive circuits are lossy. It is especially importat when the receiver ha to detect weak signals. The major disadvantage of passive circuits is that they operate in narrowband. Page No:470

A block diagram of the proposed system is presented in Fig. 1. Single-ended signal from LNA is converted to a differential by balun and then differential signal process for mixinf by the mixer. Fig.1 Block diagram of the front end of receiver The aim of this work is to design a balun in CMOS process is to design balun with low power consumption and without using integrated inductors (to save chip area).the paper is organized in the following way: Section II discusses the balun circuits presented in literature. Simulated architecture, simulation results and the comparison with baluns described in other papers are presented in Section III. Finally, conclusions is presented in Section IV. 2. Balun Architecture The simplest architecture is presented in Fig. 2 as one transistor balun. Due to the parasitics it is impossible to achieve good gain and phase imbalance in wide frequency range, so this circuit is not used in ICs. Fig. 2 one transistor configuration The second architecture is a combination of common gate and common source amplifiers. RF signal is fed into input of both amplifiers. The first stage will not change phase of the Page No:471

input signal but the phase will change in the second stag by 180. This circuit is also not used often in ICs. Fig. 3 Common Gate with common source configuration Fig.4 presents two common source amplifier configuration. Each of them shifts phase by 180. The first stage provides gain and the second one the desirable phase difference. Fig. 4 Two stages of common source configuration A single-ended signal is measured with respect to fixed potential and usually it is ground. A differential signal is measured between two nodes which are probably equal and opposite around a fixed potential. The center potential in differential signal is called as common-mode signal. Page No:472

Fig. 5 (a) Single-ended and (b) differential signals The differential operation has higher noise immunity compare to single-ended signal. The common mode level of two phases are distributed but differential output is not corrupted it rejects the common mode noise. Fig. 6 Effect of Supply noise on (a) a single-ended circuit (b) a differential circuit Basic Differential Amplifier The major advantages of differential signalling is high rejection of supply noise and high output swings. As the input common mode level changes the bias currents of M1 and M2 changes and transconductances of the devices changes thus output common mode level changes. Fig. 7 Differential Amplifier[5] Page No:473

Design of Balun at 500 MHz 3. Design and Simulated Results The circuit is designed for 500MHz which will used in next stage(mixer).here Voltage source is 500MHz which in single-ended input. As a result we want differential signal in same amplitude and 180 phase shift. All the nmos are in saturation region. At source side capacitor is used for DC blocking and another capacitor is used for changing amplitude. At the terminals where outputs are taken has 50 ohms resistors for matching. As a result IF+ and IF- are out of phase and get 0.4 to 1.8V voltage swing. Fig. 8 Balun Schematic Page No:474

Balun Transient Response Fig.8 Balun Schematic Balun Layout Fig.9 Balun Layout Page No:475

4. Conclusion The proposed active balun has been designed using 180 nm CMOS technology. The active balun is designed for single ended to differential signals. Inductor is not used in balun so chip size should be compact. The proposed design can achieve. References [1] Yiming Huo, Xiaodai Dong, Ping Lu, A TRPC-UWB Transmitter Front-end Based on Wideband IQ Modulator in 0.13-μm CMOS, 12 th IEEE International Conference on Solid-State and Integrated Circuit Technology(ICSICT), 2014 [2] Hossein Kassiri, M. Jamal Deen, Low Power Highly Linear Inductorless UWB CMOS mixer with Active Wideband Input Balun, International Wireless Symposium,IEEE,2013 [3] De-Mao Chen, Zhi- Ming Lin, A Fully Integrated 3 to 5 GHz CMOS Mixer with Active Balun For UWB Receiver, Asia Pacific Conference on Circuits and Systems (APCCAS), IEEE,2006 [4] Senghg-Feng Lu, Jyh-ChyurnGuo, 5.5 GHz Low Voltage and High Linearity RF CMOS Mixer Design, European Microwave Integrated Circuit Conference, IEEE, 2008 [5] Behzad Razavi, Design of Analog CMOS Integrated Circuits Page No:476