LECTURE 14. (Guest Lecturer: Prof. Tsu-Jae King) Last Lecture: Today:

Similar documents
ECE 340 Lecture 40 : MOSFET I

Field-Effect Transistors

Solid State Devices- Part- II. Module- IV

Lecture 13. Metal Oxide Semiconductor Field Effect Transistor (MOSFET) MOSFET 1-1

Lecture 15. Field Effect Transistor (FET) Wednesday 29/11/2017 MOSFET 1-1

55:041 Electronic Circuits

Field Effect Transistor (FET) FET 1-1

MOSFET Terminals. The voltage applied to the GATE terminal determines whether current can flow between the SOURCE & DRAIN terminals.

Electronic Circuits for Mechatronics ELCT 609 Lecture 6: MOS-FET Transistor

MOSFETS: Gain & non-linearity

INTRODUCTION TO MOS TECHNOLOGY

Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism;

Lecture-45. MOS Field-Effect-Transistors Threshold voltage

Basic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati

Conduction Characteristics of MOS Transistors (for fixed Vds)! Topic 2. Basic MOS theory & SPICE simulation. MOS Transistor

Topic 2. Basic MOS theory & SPICE simulation

Conduction Characteristics of MOS Transistors (for fixed Vds) Topic 2. Basic MOS theory & SPICE simulation. MOS Transistor

Three Terminal Devices

MEASUREMENT AND INSTRUMENTATION STUDY NOTES UNIT-I

Semiconductor Physics and Devices

Lecture 4. MOS transistor theory

Lecture 16: MOS Transistor models: Linear models, SPICE models. Context. In the last lecture, we discussed the MOS transistor, and

INTRODUCTION: Basic operating principle of a MOSFET:

EE301 Electronics I , Fall

EECE 481. MOS Basics Lecture 2

ECE 340 Lecture 37 : Metal- Insulator-Semiconductor FET Class Outline:

55:041 Electronic Circuits

UNIT 3: FIELD EFFECT TRANSISTORS

Prof. Paolo Colantonio a.a

EE105 Fall 2015 Microelectronic Devices and Circuits: MOSFET Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)

ECE520 VLSI Design. Lecture 2: Basic MOS Physics. Payman Zarkesh-Ha

EE70 - Intro. Electronics

4.1 Device Structure and Physical Operation

NAME: Last First Signature

Solid State Device Fundamentals

Organic Electronics. Information: Information: 0331a/ 0442/

MOSFET & IC Basics - GATE Problems (Part - I)

KOM2751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU - Control and Automation Dept. 1 6 FIELD-EFFECT TRANSISTORS

Introduction to MOSFET MOSFET (Metal Oxide Semiconductor Field Effect Transistor)

Session 10: Solid State Physics MOSFET

(Refer Slide Time: 02:05)

BJT Amplifier. Superposition principle (linear amplifier)

value of W max for the device. The at band voltage is -0.9 V. Problem 5: An Al-gate n-channel MOS capacitor has a doping of N a = cm ;3. The oxi

Week 9a OUTLINE. MOSFET I D vs. V GS characteristic Circuit models for the MOSFET. Reading. resistive switch model small-signal model

Exam Below are two schematics of current sources implemented with MOSFETs. Which current source has the best compliance voltage?

EEC 118 Spring 2010 Lab #1: NMOS and PMOS Transistor Parameters

8. Characteristics of Field Effect Transistor (MOSFET)

Field Effect Transistors (npn)

Department of Electrical Engineering IIT Madras

MOS TRANSISTOR THEORY

MOS Field-Effect Transistors (MOSFETs)

EE 42/100 Lecture 23: CMOS Transistors and Logic Gates. Rev A 4/15/2012 (10:39 AM) Prof. Ali M. Niknejad

MOS Field Effect Transistors

! PN Junction. ! MOS Transistor Topology. ! Threshold. ! Operating Regions. " Resistive. " Saturation. " Subthreshold (next class)

! MOS Device Layout. ! Inverter Layout. ! Gate Layout and Stick Diagrams. ! Design Rules. ! Standard Cells. ! CMOS Process Enhancements

UNIT-1 Bipolar Junction Transistors. Text Book:, Microelectronic Circuits 6 ed., by Sedra and Smith, Oxford Press

Field Effect Transistors

FET(Field Effect Transistor)

Design cycle for MEMS

Chapter 8. Field Effect Transistor

UNIVERSITY OF CALIFORNIA AT BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences.

Laboratory #5 BJT Basics and MOSFET Basics

EE5320: Analog IC Design

Experiment 3. 3 MOSFET Drain Current Modeling. 3.1 Summary. 3.2 Theory. ELEC 3908 Experiment 3 Student#:

CHAPTER 8 FIELD EFFECT TRANSISTOR (FETs)

Basic Fabrication Steps

EIE209 Basic Electronics. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: T ransistor devices

AN301. High-Speed DMOS FET Analog Switches and Switch Arrays. Introduction. Description. Principle of Operation. Applications

ECSE-6300 IC Fabrication Laboratory Lecture 9 MOSFETs. Lecture Outline

ECSE-6300 IC Fabrication Laboratory Lecture 7 MOSFETs. Lecture Outline

Week 7: Common-Collector Amplifier, MOS Field Effect Transistor

FIELD EFFECT TRANSISTOR (FET) 1. JUNCTION FIELD EFFECT TRANSISTOR (JFET)

KOREA UNIVERSITY. Photonics Laboratory. Ch 15. Field effect Introduction-The J-FET and MESFET

Lecture #29. Moore s Law

Lecture 14. Field Effect Transistor (FET) Sunday 26/11/2017 FET 1-1

Metal-Oxide-Silicon (MOS) devices PMOS. n-type

Chapter 1. Introduction

UNIT 3 Transistors JFET

I E I C since I B is very small

In this lecture we will begin a new topic namely the Metal-Oxide-Semiconductor Field Effect Transistor.

Chapter 4. CMOS Cascode Amplifiers. 4.1 Introduction. 4.2 CMOS Cascode Amplifiers

problem grade total

Lecture 24 - The Si surface and the Metal-Oxide-Semiconductor Structure (cont.) The Long Metal-Oxide-Semiconductor Field-Effect Transistor

Reading. Lecture 17: MOS transistors digital. Context. Digital techniques:

COLLECTOR DRAIN BASE GATE EMITTER. Applying a voltage to the Gate connection allows current to flow between the Drain and Source connections.

UNIT-VI FIELD EFFECT TRANSISTOR. 1. Explain about the Field Effect Transistor and also mention types of FET s.

Digital Electronics. By: FARHAD FARADJI, Ph.D. Assistant Professor, Electrical and Computer Engineering, K. N. Toosi University of Technology

Difference between BJTs and FETs. Junction Field Effect Transistors (JFET)

Mechatronics and Measurement. Lecturer:Dung-An Wang Lecture 2

FET. Field Effect Transistors ELEKTRONIKA KONTROL. Eka Maulana, ST, MT, M.Eng. Universitas Brawijaya. p + S n n-channel. Gate. Basic structure.

Today's Goals. Finish MOS transistor Finish NMOS logic Start CMOS logic

Bipolar Junction Transistors (BJTs) Overview

V A ( ) 2 = A. For Vbe = 0.4V: Ic = 7.34 * 10-8 A. For Vbe = 0.5V: Ic = 3.49 * 10-6 A. For Vbe = 0.6V: Ic = 1.

Lecture (10) MOSFET. By: Dr. Ahmed ElShafee. Dr. Ahmed ElShafee, ACU : Fall 2016, Electronic Circuits II

The Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET)

Sub-Threshold Region Behavior of Long Channel MOSFET

EFFECT OF THRESHOLD VOLTAGE AND CHANNEL LENGTH ON DRAIN CURRENT OF SILICON N-MOSFET

MOS Transistor Theory

An introduction to Depletion-mode MOSFETs By Linden Harrison

EE 330 Lecture 5. Improved Device Models Propagation Delay in Logic Circuits

Transcription:

LECTURE 14 (uest Lecturer: Prof. Tsu-Jae King) Last Lecture: emiconductors, oping PN Junction iodes iode tructure and I vs. V characteristics iode Circuits Today: N-Channel MOFET tructure The MOFET as a Controlled Resistor Current aturation in a MOFET hort-channel NMOFET NMOFET Circuit Model 1

WHY PN IOE ARE IMPORTANT IN INTERATE CIRCUIT -- IOLATION regions of n-type ilicon n n n n n p-type ilicon No current flows if voltages are applied between n-type regions because two p-n junctions are back to back n-region n-region p-region Thus, diodes isolate n-regions in p-type substrate and vice versa. 2

BACK TO THE MAIN POINT We began this section with the goal of coming up with the smart switch a device we can control with a voltage that operates like a switch open circuit or short circuit. The smart switch is realized in MO transistors they control the current flow between their source and drain according to the voltage we apply to their gate. The basis for this is the field effect. MART WITCH (MO transistor inside) magnet coil iron actuator voltage applied to gate (V ) controls current between drain and source like a relay (but better) 3

A MART WITCH: The NMO TRANITOR NMO = N-channel Metal Oxide emiconductor W L = channel length W = channel width Metal gate (heavily doped polycrystalline i, or poly-i ) n L gate oxide insulator P-type ilicon n An insulated gate electrode is placed above the silicon Its purpose is to control the resistance between the n-type regions: Apply positive voltage to gate induce +Q on gate, Q on surface of semiconductor for sufficiently high gate voltage, surface becomes n-type 4

MO TRANITOR TRUCTURE CRO-ECTIONAL VIEW n gate oxide insulator Metal gate (poly-i) n inversion layer of electrons P In the absence of gate voltage, no current can flow between and. Above a certain gate-to-source voltage V T (the threshold ), electrons are induced at the surface beneath the oxide. (Think of it as a capacitor.) These can carry current between and. Thus, we can control current between and. 5

V + oxide i THE FIEL EFFECT V T Above some threshold voltage V T, the number of electrons per cm 2 under the gate is proportional to V V T. i.e. the charge Q inv is proportional to V V T : Q inv = Mobile charge per unit area C ox ( V VT capacitance per unit area t ox ) I + V onset of mobile charge formation by field effect C ox = ε t Q N ox ox V These charge carriers can carry current between and, so we can achieve low resistance between and by making V V T very large. 6

NMOFET I -V CHARACTERITIC First consider I (the current flowing into the gate) versus V V + I oxide semiconductor + I V I always zero! The gate is insulated from the semiconductor, so there is no significant gate current. V 7

NMOFET I -V CHARACTERITIC, FOR LOW V Next consider I (the current flowing into ) versus V, as V is varied V oxide + semiconductor + I V I Below threshold (V < V T ): no charge no conduction. V > V T Above threshold (V > V T ): Zero if V < V T V Q inv appears, so conduction between and is possible We have a smart switch! 8

MOFET Terminology Label the three electrical terminals on the top surface: ate: controls whether the switch is conducting or not ource: For NMO, the n region biased at the lower potential (often N) of the two n regions rain: For NMO, the n region biased at the higher potential of the two n regions The Body is often connected to source. We will assume this in EEC 40, and ignore the body connection (except to include the contacts in layouts). V V gate V NMOFET source (n-type) i body (p-type) drain (n-type) 9

The MOFET as a Controlled Resistor The drain current is a linear function of drain voltage, for low V The MOFET is just a (linear) controlled resistor in the low V regime with the drain-to-source resistance depending on how much voltage is applied to the gate (V -V T ). Example of I-V characteristics for low V 4 3 2 1 I (ma) V VT = 2V V VT = 1V V VT = 0.5V V VT = 0 V oxide + semiconductor + Resistance is lowered as gate voltage increases (V >> V T ) I V 0 0.5 V 10

The MOFET as a MART WITCH (reprise) MO transistor in box Think of to as a WITCH. The voltage between and controls the state of the switch 4 3 2 1 I (ma) V VT = 0 0.5 2V V VT = V 0 A large V draws no current, but results in a very low resistance between and. (Closed switch) A small V ( < V T ) results in an open circuit between and. (Open switch) 11

MOFET Charge-Control Model V < V T : depletion layer (no inversion layer at surface) V > V T : V 0 V > 0 I = WQinvv = WQinvµ ne V = WQinvµ n L Average electron velocity v is proportional to lateral electric field E 12

What Happens at Larger rain-ource Voltages? V > V T : V = V -V T Inversion-layer is pinched-off at drain end V > V -V T As V is increased above V -V T = V sat, L increases: I V If L is small, effect of L to reduce resistor length is significant I increases noticeably with L (i.e. with V ) channel length modulation extra voltage is dropped across L Voltage applied across resistor remains V sat Current saturates! Note: Electrons are swept into the drain by the E-field when they enter the pinch-off region 13

Current aturation in Modern (hort-channel) MOFETs In digital circuits we typically use the shortest gate length devices for high-speed operation. In short-channel devices, the drain current saturates because the carriers can only move at a limited speed, close to 10 7 cm/sec ( velocity saturation ) Note: v is no longer proportional to E in this case! We can approximate the I-V characteristics as two straight lines: a) the linear resistance region at low V and b) the saturation region (almost horizontal) at larger V. 4 3 2 1 I (ma) 0 0.5 V sat < V -V T V 14

hort-channel MOFET I-V We have two regions: the resistive region at smaller V and the saturation region at higher V. In the resistive region we start out like a simple resistor between source and drain (whose value depends on gate voltage) and gradually the curve bends over as we approach saturation In the saturation we have a small gradual increase of I with V I V V sat V 15

hort-channel MOFET I-V (cont.) For simple digital circuit calculations the MO transistor will be essentially off (V < V T ) or fully turned on (V = V, the power supply voltage). In other words, we need a single I vs V curve, the one for V = V. We need to describe the variation of I with V in the saturation region. For V > V sat we will use an essentially empirical equation for I of the form: I = I X (1+ λ V ) I V = V I λ is slope I is the intercept V V sat 16

UMMARY: hort-channel MOFET I-V For our digital circuit calculations we will only need to describe the variation of I with V in the saturation region, and only for the single gate voltage, V = V. We use: I = I X (1+ λ V ) width W. in which I is proportional to the channel I I V = V λ is the normalized slope I is the intercept Thus it will turn out that for our hand calculations we need only to have the following MO properties specified: 1) aturation Current I 2) The slope λ. This is the fractional increase of current for one volt increase in V. V AT V o, given a measured I vs V (at V = V ) we can extract the needed parameters very easily. 17

NMO Transistor Circuit ymbol Because we can control the drain-to-source conduction with the gate, the MO transistor is essentially a controlled switch. n gate oxide insulator P Circuit ymbol for the NMO evice n Physical NMO evice No current flows through the gate terminal of a MO evice But the ate voltage controls conduction between drain & source 18

NMO Transistor witch Model N-CH Circuit ymbol for the NMO evice THE THREHOL CONCEPT: If V < V T, switch is open (OFF state) If V = V (>> V T ), switch is closed (ON state) 4 3 2 1 I (ma) imple Electrical Model 0 0.5 V >> V T V < V T V But I vs V is too complex to be simply represented by open/short 19

Model Refinement: Accounting for Channel Resistance NMO transistor in ON state has limited current capability add an equivalent resistor R N that reflects this phenomenon I (ma) 4 3 2 1 0 0.5 Closed witch Open witch V R N Improved Electrical Model The value of R N is defined by the charging delay it causes (ee Problem et 8). In other words, R N should be set to the value which gives the correct time delay when the transistor is used to charge/discharge capacitors. 20

NMO Transistor Model R N Note: R N is NOT the simple (low V ) source drain resistance If V = 0 we have open switch (or R N = ). If V = V we have closed switch. R N is only an effective resistor value. We need to choose the value of R N that gives the correct answer for timing calculations. R N depends on 1) ate voltage and 2) evice geometry Why? R N will be inversely proportional to the gate width W. 21

NMOFET ummary I I N Ch I I = I X (1+ λ V ) Circuit ymbol Typically, all parameter values are positive, e.g.: V t = 0.5 V λ = 0.05 V = 2.5 V V AT = 1 V I = 1mA/µm width @ V =V =V If V < V T, then I = 0. V V sat V R N Circuit Model 22