INTEGRATED CIRCUITS. 74LVC00A Quad 2-input NAND gate. Product specification Supersedes data of 1997 Aug 11 IC24 Data Handbook.

Similar documents
74LVC273 Octal D-type flip-flop with reset; positive-edge trigger

74LVC16245A/ 74LVCH16245A 16-bit bus transceiver with direction pin; 5V tolerant (3-State)

INTEGRATED CIRCUITS. 74LVT00 3.3V Quad 2-input NAND gate. Product specification 1996 Aug 15 IC24 Data Handbook

INTEGRATED CIRCUITS. 74LVT04 3.3V Hex inverter. Product specification 1996 Aug 28 IC24 Data Handbook

INTEGRATED CIRCUITS. 74LVT20 3.3V Dual 4-input NAND gate. Product specification 1996 Aug 28 IC24 Data Handbook

INTEGRATED CIRCUITS. 74LVT14 3.3V Hex inverter Schmitt trigger. Product specification 1996 Aug 28 IC24 Data Handbook

INTEGRATED CIRCUITS. 74ABT32 Quad 2-input OR gate. Product specification 1995 Sep 22 IC23 Data Handbook

INTEGRATED CIRCUITS. 74ABT04 Hex inverter. Product specification 1995 Sep 18 IC23 Data Handbook

INTEGRATED CIRCUITS. 74ABT125 Quad buffer (3-State) Product specification Supersedes data of 1996 Mar 05 IC23 Data Handbook.

74ABT2244 Octal buffer/line driver with 30Ω series termination resistors (3-State)

74ABT bit buffer/line driver, non-inverting (3-State)

74LVT244B 3.3V Octal buffer/line driver (3-State)

INTEGRATED CIRCUITS. 74ALS10A Triple 3-Input NAND gate. Product specification 1991 Feb 08 IC05 Data Handbook

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

CBT bit 1-of-2 multiplexer/demultiplexer with precharged outputs and Schottky undershoot protection for live insertion

DATA SHEET. 74LVCH32244A 32-bit buffer/line driver; 5 V input/output tolerant; 3-state INTEGRATED CIRCUITS

74ABT541 Octal buffer/line driver (3-State)

INTEGRATED CIRCUITS. CBT3245 Octal bus switch. Product specification Supersedes data of 1998 Dec Jun 19

74F38 Quad 2-input NAND buffer (open collector)

CBTD3257 Quad 1-of-2 multiplexer/demultiplexer with level shifting

INTEGRATED CIRCUITS. 74F input AND-OR-invert gate. Product specification 1996 Mar 14 IC15 Data Handbook

INTEGRATED CIRCUITS. 74F00 Quad 2-input NAND gate. Product specification Oct 04. IC15 Data Handbook

INTEGRATED CIRCUITS. 74ABT273A Octal D-type flip-flop. Product specification 1995 Sep 06 IC23 Data Handbook

INTEGRATED CIRCUITS. 74LVT V Octal D flip-flop. Product specification Supersedes data of 1994 May 11 IC23 Data Handbook.

INTEGRATED CIRCUITS. HSTL bit to 18-bit HSTL-to-LVTTL memory address latch. Product data 2001 Jun 16

NXP 74AVC16835A Register datasheet

CBTS3306 Dual bus switch with Schottky diode clamping

INTEGRATED CIRCUITS. 74F14 Hex inverter Schmitt trigger. Product specification Nov 26. IC15 Data Handbook

CBTS3253 Dual 1-of-4 FET multiplexer/demultiplexer with Schottky diode clamping

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

74F3038 Quad 2-input NAND 30 Ω line driver (open collector)

DATA SHEET. 74HC4050 Hex high-to-low level shifter. Product specification File under Integrated Circuits, IC06

74ABT377A Octal D-type flip-flop with enable

INTEGRATED CIRCUITS. 74F175A Quad D flip-flop. Product specification Supersedes data of 1996 Mar 12 IC15 Data Handbook.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

INTEGRATED CIRCUITS. 74ALS139 Dual 1-of-4 decoder/demultiplexer. Product specification 1991 Feb 08 IC05 Data Handbook

INTEGRATED CIRCUITS. 74ALS153 Dual 4-input multiplexer. Product specification 1991 Feb 08 IC05 Data Handbook

74ALVT V/3.3V 16-bit buffer/driver with 30 termination resistors (3-State)

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

74F175*, 74F175A Quad D flip-flop INTEGRATED CIRCUITS. Product specification Mar 12. IC15 Data Handbook

INTEGRATED CIRCUITS. 74F164 8-bit serial-in parallel-out shift register. Product specification 1995 Sep 22 IC15 Data Handbook

74F194 4-bit bidirectional universal shift register

HSTL bit to 18-bit HSTL to LVTTL memory address latch with 12 kohm pull-up resistor INTEGRATED CIRCUITS

Hex inverting HIGH-to-LOW level shifter

Hex non-inverting HIGH-to-LOW level shifter

74HC11; 74HCT General description. 2. Features and benefits. 3. Ordering information. Triple 3-input AND gate

74HC4075; 74HCT General description. 2. Features and benefits. Ordering information. Triple 3-input OR gate

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

74LV32A. 1. General description. 2. Features and benefits. 3. Ordering information. Quad 2-input OR gate

74HC86; 74HCT86. Quad 2-input EXCLUSIVE-OR gate

The 74LVC1G02 provides the single 2-input NOR function.

DATA SHEET. 74LVT V 32-bit edge-triggered D-type flip-flop; 3-state INTEGRATED CIRCUITS. Product specification Supersedes data of 2002 Mar 20

The 74LVC1G34 provides a low-power, low-voltage single buffer.

74HC4002; 74HCT General description. 2. Features and benefits. 3. Ordering information. Dual 4-input NOR gate

74F253 Dual 4-bit input multiplexer (3-State)

INTEGRATED CIRCUITS. 74ABT574A Octal D-type flip-flop (3-State) Product specification 1995 May 22 IC23 Data Handbook

INTEGRATED CIRCUITS. PCA channel I 2 C hub. Product data Supersedes data of 2000 Dec 04 File under Integrated Circuits ICL03.

INTEGRATED CIRCUITS. PCA9515 I 2 C bus repeater. Product data Supersedes data of 2002 Mar May 13

INTEGRATED CIRCUITS. 74F583 4-bit BCD adder. Product specification Apr 06. IC15 Data Handbook

74HC02; 74HCT General description. 2. Features and benefits. Ordering information. Quad 2-input NOR gate

INTEGRATED CIRCUITS. 74F174 Hex D flip-flops. Product specification Oct 07. IC15 Data Handbook

74HC03; 74HCT03. Quad 2-input NAND gate; open-drain output

INTEGRATED CIRCUITS SSTV16857

INTEGRATED CIRCUITS. 74F786 4-bit asynchronous bus arbiter. Product specification Feb 14. IC15 Data Handbook

74LVC1G General description. 2. Features and benefits. Single 2-input multiplexer

Hex buffer with open-drain outputs

1-of-2 decoder/demultiplexer

INTEGRATED CIRCUITS. 74F258A Quad 2-line to 1-line selector/multiplexer, inverting (3-State) Product specification 1996 Jan 05 IC15 Data Handbook

Single D-type flip-flop; positive-edge trigger. The 74LVC1G79 provides a single positive-edge triggered D-type flip-flop.

Triple buffer with open-drain output. The 74LVC3G07 provides three non-inverting buffers.

Inverter with open-drain output. The 74LVC1G06 provides the inverting buffer.

Dual inverting buffer/line driver; 3-state

2-input NAND gate; open drain. The 74LVC1G38 provides a 2-input NAND function.

The 74LVT04 is a high-performance product designed for V CC operation at 3.3 V. The 74LVT04 provides six inverting buffers.

74LVC1G07-Q100. Buffer with open-drain output. The 74LVC1G07-Q100 provides the non-inverting buffer.

Single Schmitt trigger buffer

GTL bit bi-directional low voltage translator

74AHC30; 74AHCT30. The 74AHC30; 74AHCT30 provides an 8-input NAND function.

74HC377; 74HCT General description. 2. Features and benefits. 3. Ordering information

74HC04; 74HCT04. Temperature range Name Description Version 74HC04D 40 C to +125 C SO14 plastic small outline package; 14 leads; body width 74HCT04D

The 74LVC00A provides four 2-input NAND gates.

PCKV MHz differential 1:10 clock driver

74AHC1G04; 74AHCT1G04

74AHC1G08; 74AHCT1G08

Dual non-inverting Schmitt trigger with 5 V tolerant input

74F50729 Synchronizing dual D-type flip-flop with edge-triggered set and reset with metastable immune characteristics

Low-power configurable multiple function gate

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

74F5074 Synchronizing dual D-type flip-flop/clock driver

74AHC1G00; 74AHCT1G00

LM219/LM319 Dual voltage comparator INTEGRATED CIRCUITS. Product data Supersedes data of 1994 Aug 31 File under Integrated Circuits, IC11 Handbook

HEF4002B. 1. General description. 2. Features and benefits. 3. Ordering information. 4. Functional diagram. Dual 4-input NOR gate

INTEGRATED CIRCUITS. 74F1244 Octal buffer (3-State) Product specification Apr 04. IC15 Data Handbook

74AHC1G32; 74AHCT1G32

Hex non-inverting precision Schmitt-trigger

MM74HC132 Quad 2-Input NAND Schmitt Trigger

74AHC1G79; 74AHCT1G79

LOCMOS (Local Oxidation CMOS) to DTL/TTL converter HIGH sink current for driving two TTL loads HIGH-to-LOW level logic conversion

SSTVN bit 1:2 SSTL_2 registered buffer for DDR

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Transcription:

INTEGRATED CIRCUITS Supersedes data of 1997 Aug 11 IC24 Data Handbook 1998 Apr 28

FEATURES Wide supply range of 1.2V to 3.6V Complies with JEDEC standard no. 8-1A Inputs accept voltages up to 5.5V CMOS low power consumption Direct interface with TTL levels 5-volt tolerant inputs, for interfacing with 5-volt logic DESCRIPTION The is a high-performance, low power, low-voltage, Si-gate CMOS device and superior to most advanced CMOS compatible TTL families. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in a mixed 3.3 V/5 V environment. Schmitt-trigger action at all inputs makes the circuit tolerant for slower input rise and fall times. The provides the 2-input NAND function. QUICK REFERENCE DATA GND = 0 V; T amb = 25 C; t r =t f 2.5 ns SYMBOL PARAMETER CONDITIONS TYPICAL UNIT t PHL t PLH Propagation delay na, nb to ny C L = 50 pf; = 3.3 V 3.0 ns C I Input capacitance 5.0 pf C PD Power dissipation capacitance per gate V I = GND to V 1 CC 28 pf NOTES: 1. C PD is used to determine the dynamic power dissipation (P D in µw) P D = C PD 2 x f i (C L 2 f o ) where: f i = input frequency in MHz; C L = output load capacity in pf; f o = output frequency in MHz; = supply voltage in V; (C L 2 f o ) = sum of the outputs. ORDERING INFORMATION PACKAGES TEMPERATURE RANGE OUTSIDE NORTH AMERICA NORTH AMERICA DWG NUMBER 14-Pin Plastic SO 40 C to +85 C D D SOT108-1 14-Pin Plastic SSOP Type II 40 C to +85 C DB DB SOT337-1 14-Pin Plastic TSSOP Type I 40 C to +85 C PW PW DH SOT402-1 PIN CONFIGURATION LOGIC SYMBOL 1A 1B 1Y 1 2 3 14 13 12 4B 4A 1 2 4 5 1A 1B 2A 2B 1Y 2Y 3 6 2A 2B 4 5 11 10 4Y 3B 9 10 3A 3B 3Y 8 2Y GND 6 7 9 8 3A 3Y 12 13 4A 4B 4Y 11 SY00035 LOGIC SYMBOL (IEEE/IEC) 1 2 4 5 9 10 12 13 & & & & SY00034 3 6 8 SV00378 11 PIN DESCRIPTION PIN SYMBOL NUMBER 1, 4, 9, 12 1A 4A 2, 5, 10, 13 1B 4B Data inputs 3, 6, 8, 11 1Y 4Y Data outputs 7 GND Ground (0 V) NAME AND FUNCTION 14 Positive supply voltage 1998 Apr 28 2 853-2017 19310

LOGIC DIAGRAM (ONE GATE) A Y B SV00379 FUNCTION TABLE INPUTS OUTPUTS na nb ny L L H L H H H L H H H L NOTES: H = HIGH voltage level L = LOW voltage level RECOMMENDED OPERATING CONDITIONS SYMBOL PARAMETER CONDITIONS MIN LIMITS DC supply voltage (for max. speed performance) 2.7 3.6 V DC supply voltage (for low-voltage applications) 1.2 3.6 V V I DC Input voltage range 0 5.5 V V O DC output voltage range 0 V T amb Operating ambient temperature range in free-air 40 +85 C t r, t f Input rise and fall times = 1.2 to 2.7V = 2.7 to 3.6V 0 0 MAX 20 10 UNIT ns/v ABSOLUTE MAXIMUM RATINGS 1 Absolute Maximum Rating System (IEC 134) Voltages are referenced to GND (ground = 0V) SYMBOL PARAMETER CONDITIONS RATING UNIT DC supply voltage (for max. speed performance) 0.5 to +6.5 V I IK DC input diode current V I 0 50 ma V I DC input voltage Note 2 0.5 to +5.5 V I OK DC output diode current V O or V O 0 50 ma V O DC output voltage Note 2 0.5 to + 0.5 V I O DC output source or sink current V O = 0 to 50 ma I GND, I CC DC or GND current 100 ma T stg Storage temperature range 65 to +150 C Power dissipation per package P TOT plastic mini-pack (SO) above +70 C derate linearly with 8 mw/k 500 plastic shrink mini-pack (SSOP and TSSOP) above +60 C derate linearly with 5.5 mw/k 500 NOTES: 1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. 2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed. mw 1998 Apr 28 3

DC CHARACTERISTICS Over recommended operating conditions voltages are referenced to GND (ground = 0V) LIMITS SYMBOL PARAMETER TEST CONDITIONS Temp = -40 C to +85 C UNIT MIN TYP 1 MAX V IH V IL HIGH level Input voltage LOW level Input voltage = 1.2V = 2.7 to 3.6V 2.0 V = 1.2V GND = 2.7 to 3.6V 0.8 V = 2.7V; V I = V IH or V IL ;I O = 12mA 0.5 V OH HIGH level output voltage = 3.0V; V I = V IH or V IL ;I O = 100µA 0.2 V = 3.0V; V I = V IH or V IL; I O = 18mA 0.6 = 3.0V; V I = V IH or V IL; I O = 24mA 0.8 = 2.7V; V I = V IH or V IL ;I O = 12mA 0.40 V OL LOW level output voltage = 3.0V; V I = V IH or V IL ;I O = 100µA 0.20 V = 3.0V; V I = V IH or V IL; I O = 24mA 0.55 I I Input leakage current =36V; 3.6V; V I = 5.5V 5V or GND 0.11 5 µa I CC Quiescent supply current = 3.6V; V I = or GND; I O = 0 0.1 10 µa I CC Additional quiescent supply current per input pin NOTES: 1. All typical values are at = 3.3V and T amb = 25 C. AC CHARACTERISTICS GND = 0 V; t r = t f 2.5 ns; C L = 50 pf = 2.7V to 3.6V; V I = 0.6V; I O = 0 5 500 µa LIMITS SYMBOL PARAMETER WAVEFORM = 3.3V ±0.3V = 2.7V = 1.2V UNIT t PHL / t PLH Propagation delay na, nb to ny NOTE: 1. These typical values are at = 3.3V and T amb = 25 C. MIN TYP 1 MAX MIN TYP MAX TYP 1, 2 1.5 3.0 5.0 1.5 3.4 5.8 11 ns AC WAVEFORMS V M = 1.5 V at 2.7 V V M = 0.5 at < 2.7 V V OL and V OH are the typical output voltage drop that occur with the output load. V I TEST CIRCUIT PULSE GENERATOR V I D.U.T. V O S 1 500Ω 2 Open GND na, nb INPUT V M R T C L 50pF 500Ω GND t PHL tplh V I Test S 1 V OH ny OUTPUT V M 2.7V 2.7V 3.6V 2.7V t PLH /t PHL Open SY00077 V OL SV00377 Waveform 2. Load circuitry for switching times. Waveform 1. Input (na) to output (ny) propagation delays. 1998 Apr 28 4

SO14: plastic small outline package; 14 leads; body width 3.9 mm SOT108-1 1998 Apr 28 5

SSOP14: plastic shrink small outline package; 14 leads; body width 5.3 mm SOT337-1 1998 Apr 28 6

TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm SOT402-1 1998 Apr 28 7

DEFINITIONS Data Sheet Identification Product Status Definition Objective Specification Preliminary Specification Product Specification Formative or in Design Preproduction Product Full Production This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice. This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product. This data sheet contains Final Specifications. reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product. and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. LIFE SUPPORT APPLICATIONS and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify and Philips Electronics North America Corporation for any damages resulting from such improper use or sale. 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088 3409 Telephone 800-234-7381 Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A. print code Date of release: 05-96 Document order number: 9397-750-04476 yyyy mmm dd 8