74HCT General description. 2. Features and benefits. 3. Ordering information. Dual non-retriggerable monostable multivibrator with reset

Similar documents
74HC4002; 74HCT General description. 2. Features and benefits. 3. Ordering information. Dual 4-input NOR gate

74HC4075; 74HCT General description. 2. Features and benefits. Ordering information. Triple 3-input OR gate

74HC86; 74HCT86. Quad 2-input EXCLUSIVE-OR gate

Hex non-inverting HIGH-to-LOW level shifter

74HC11; 74HCT General description. 2. Features and benefits. 3. Ordering information. Triple 3-input AND gate

74HC540; 74HCT540. Octal buffer/line driver; 3-state; inverting

74HC03; 74HCT03. Quad 2-input NAND gate; open-drain output

4-bit bidirectional universal shift register

Hex non-inverting precision Schmitt-trigger

Hex inverting HIGH-to-LOW level shifter

4-bit bidirectional universal shift register

74HC377; 74HCT General description. 2. Features and benefits. 3. Ordering information

74HC02; 74HCT General description. 2. Features and benefits. Ordering information. Quad 2-input NOR gate

74HC7540; 74HCT7540. Octal Schmitt trigger buffer/line driver; 3-state; inverting

Dual retriggerable monostable multivibrator with reset

HEF4002B. 1. General description. 2. Features and benefits. 3. Ordering information. 4. Functional diagram. Dual 4-input NOR gate

Quad 2-input EXCLUSIVE-NOR gate

The 74LVC1G02 provides the single 2-input NOR function.

The 74LVC1G34 provides a low-power, low-voltage single buffer.

1-of-2 decoder/demultiplexer

74LVC1G General description. 2. Features and benefits. Single 2-input multiplexer

74HC04; 74HCT04. Temperature range Name Description Version 74HC04D 40 C to +125 C SO14 plastic small outline package; 14 leads; body width 74HCT04D

Dual non-inverting Schmitt trigger with 5 V tolerant input

Single D-type flip-flop; positive-edge trigger. The 74LVC1G79 provides a single positive-edge triggered D-type flip-flop.

74HC9114; 74HCT9114. Nine wide Schmitt trigger buffer; open drain outputs; inverting

74AHC1G04; 74AHCT1G04

74AHC1G4212GW. 12-stage divider and oscillator

74AHC1G08; 74AHCT1G08

Low-power configurable multiple function gate

2-input NAND gate; open drain. The 74LVC1G38 provides a 2-input NAND function.

74HC4538; 74HCT4538. Dual retriggerable precision monostable multivibrator

Single Schmitt trigger buffer

Inverter with open-drain output. The 74LVC1G06 provides the inverting buffer.

74AHC1G32; 74AHCT1G32

Quad 2-input EXCLUSIVE-NOR gate

74LVC1G07-Q100. Buffer with open-drain output. The 74LVC1G07-Q100 provides the non-inverting buffer.

74AHC1G79; 74AHCT1G79

Quad 2-input NAND Schmitt trigger

74AHC1G00; 74AHCT1G00

Quad 2-input EXCLUSIVE-NOR gate

Hex buffer with open-drain outputs

74AHC30; 74AHCT30. The 74AHC30; 74AHCT30 provides an 8-input NAND function.

74HC4040; 74HCT stage binary ripple counter

LOCMOS (Local Oxidation CMOS) to DTL/TTL converter HIGH sink current for driving two TTL loads HIGH-to-LOW level logic conversion

HEF4001B. 1. General description. 2. Features and benefits. 3. Ordering information. 4. Functional diagram. Quad 2-input NOR gate

Triple buffer with open-drain output. The 74LVC3G07 provides three non-inverting buffers.

74ABT General description. 2. Features and benefits. 3. Ordering information. Dual D-type flip-flop with set and reset; positive edge-trigger

1-of-8 FET multiplexer/demultiplexer. The CBT3251 is characterized for operation from 40 C to +85 C.

Dual 4-bit static shift register

Low-power configurable multiple function gate

HEF4049B-Q General description. 2. Features and benefits. 3. Applications. Hex inverting buffers

Quad 2-input NAND buffer (open collector) The 74F38 provides four 2-input NAND functions with open-collector outputs.

Hex inverting buffer; 3-state

74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state. The 74HC574; 74HCT574 is functionally identical to:

74AHC1G79-Q100; 74AHCT1G79-Q100

Octal buffer/line driver; inverting; 3-state

74LV32A. 1. General description. 2. Features and benefits. 3. Ordering information. Quad 2-input OR gate

HEF4014B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. 8-bit static shift register

Dual inverting buffer/line driver; 3-state

Buffers with open-drain outputs. The 74LVC2G07 provides two non-inverting buffers.

The 74LVT04 is a high-performance product designed for V CC operation at 3.3 V. The 74LVT04 provides six inverting buffers.

LOCMOS (Local Oxidation CMOS) to DTL/TTL converter HIGH sink current for driving two TTL loads HIGH-to-LOW level logic conversion

Quad 2-input NAND Schmitt trigger

12-stage binary ripple counter

1-of-4 decoder/demultiplexer

74HC240; 74HCT240. Octal buffer/line driver; 3-state; inverting

74CBTLV1G125. The 74CBTLV1G125 provides a single high-speed line switch. The switch is disabled when the output enable (OE) input is high.

74CBTLV General description. 2. Features and benefits. 2-bit bus switch

12-stage shift-and-store register LED driver

Quad R/S latch with 3-state outputs

74AHC374-Q100; 74AHCT374-Q100

HEF4014B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. 8-bit static shift register

HEF4014B-Q General description. 2. Features and benefits. 3. Applications. 8-bit static shift register

HEF4069UB-Q General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Hex inverter

74HC245; 74HCT245. Octal bus transceiver; 3-state

74AHC1G02-Q100; 74AHCT1G02-Q100

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Dual 4-bit static shift register

HEF4518B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Dual BCD counter

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Quad single-pole single-throw analog switch

16-channel analog multiplexer/demultiplexer

Octal buffer/driver with parity; non-inverting; 3-state

74HC595; 74HCT General description. 2. Features and benefits. 3. Applications

Octal buffers with 3-state outputs

10-stage divider and oscillator

Dual precision monostable multivibrator

16-bit buffer/line driver; 3-state

74HC573; 74HCT573. Octal D-type transparent latch; 3-state. The 74HC573; 74HCT573 is functionally identical to:

Logic controlled high-side power switch

74AHC1G79-Q100; 74AHCT1G79-Q100

74LVT125; 74LVTH General description. 2. Features and benefits. 3.3 V quad buffer; 3-state

Four planar PIN diode array in SOT363 small SMD plastic package.

74AHC2G08; 74AHCT2G08

Dual 1-of-4 FET multiplexer/demultiplexer. 1OE, 2OE, S0, and S1 select the appropriate B output for the A-input data.

74HC1GU04GV-Q General description. 2. Features and benefits. 3. Ordering information. 4. Marking. Inverter

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

74AHC1GU04GV-Q General description. 2. Features and benefits. 3. Ordering information. Marking. Inverter

Power logic 12-bit shift register; open-drain outputs

VHF variable capacitance diode

Transcription:

Rev. 3 26 October 2016 Product data sheet 1. General description The is a dual non-retriggerable monostable multivibrator. Each multivibrator features edge-triggered inputs (na and nb), either of which can be used as an enable input. Pulse triggering occurs at a particular voltage level and is not directly related to the transition time of the input pulse. Schmitt-trigger input circuitry for the nb inputs allow jitter-free triggering from inputs with slow transition rates, providing the circuit with excellent noise immunity. Once triggered, the outputs (nq, nq) are independent of further transitions of na and nb inputs. The output pulse width is defined by the following relationship: t W = 0.7 C EXT R EXT The output pulses can be terminated by the active LOW reset inputs (nrd). Pulse width stability is achieved through internal compensation and is virtually independent of V CC and temperature. In most applications pulse stability will only be limited by the accuracy of the external timing components. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of V CC. 2. Features and benefits 3. Ordering information Input levels: For : TTL level Pulse width variance is typically less than 5% Direct reset terminates output pulse Schmitt-trigger action on nb inputs ESD protection: HBM JESD22-A114F exceeds 2000 V MM JESD22-A115-A exceeds 200 V Specified from 40 C to+85c and from 40 C to+125c Table 1. Ordering information Type number Package Temperature range Name Description Version D 40 C to +125 C SO16 plastic small outline package; 16 leads; body width 3.9 mm SOT109-1

4. Functional diagram Fig 1. Functional diagram Fig 2. Logic symbol Fig 3. IEC logic symbol B.V. 2017. All rights reserved Product data sheet Rev. 3 26 October 2016 2 of 19

Fig 4. Logic diagram Fig 5. It is recommended to connect pins ncext externally to the GND pin. Timing component connections B.V. 2017. All rights reserved Product data sheet Rev. 3 26 October 2016 3 of 19

5. Pinning information 5.1 Pinning Fig 6. Pin configuration for SO16 5.2 Pin description Table 2. Pin description Symbol Pin Description 1A 1 negative-edge triggered input 1 1B 2 positive-edge triggered input 1 1RD 3 direct reset LOW and positive-edge triggered input 1 1Q 4 active LOW output 1 2Q 5 active HIGH output 2 2CEXT 6 external capacitor connection 2 2REXT/CEXT 7 external resistor and capacitor connection 2 GND 8 ground (0 V) 2A 9 negative-edge triggered input 2 2B 10 positive-edge triggered input 2 2RD 11 direct reset LOW and positive-edge triggered input 2 2Q 12 active LOW output 2 1Q 13 active HIGH output 1 1CEXT 14 external capacitor connection 1 1REXT/CEXT 15 external resistor and capacitor connection 1 V CC 16 supply voltage B.V. 2017. All rights reserved Product data sheet Rev. 3 26 October 2016 4 of 19

6. Functional description Table 3. Function table [1] Input Output nrd na nb nq nq L X X L H X H X L [2] H [2] X X L L [2] H [2] H L H H L H [3] [3] [1] H = HIGH voltage level; L = LOW voltage level; X = don t care; = LOW-to-HIGH transition; = HIGH-to-LOW transition; = one HIGH level output pulse; = one LOW level output pulse. [2] If the monostable was triggered before this condition was established, the pulse will continue as programmed. [3] For this combination the reset input must be LOW and the following sequence must be used: pin na must be set HIGH or pin nb set LOW; then pin na must be LOW and pin nb set HIGH. Now the reset input goes from LOW-to-HIGH and the device will be triggered. 7. Limiting values Table 4. Limiting values In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions Min Max Unit V CC supply voltage 0.5 +7 V I IK input clamping current V I < 0.5 V or V I >V CC + 0.5 V - 20 ma I OK output clamping current V O < 0.5 V or V O > V CC + 0.5 V - 20 ma I O output current except for pins nrext/cext; - 25 ma V O = 0.5 V to (V CC +0.5V) I CC supply current - 50 ma I GND ground current 50 - ma T stg storage temperature 65 +150 C P tot total power dissipation SO16 package [1] - 500 mw [1] For SO16 package: P tot derates linearly with 8 mw/k above 70 C. B.V. 2017. All rights reserved Product data sheet Rev. 3 26 October 2016 5 of 19

8. Recommended operating conditions Table 5. Recommended operating conditions Symbol Parameter Conditions Min Typ Max Unit V CC supply voltage 4.5 5.0 5.5 V V I input voltage 0 - V CC V V O output voltage 0 - V CC V t/v input transition rise and fall rate na, nrd input V CC = 4.5 V - 1.67 139 ns/v T amb ambient temperature 40 +25 +125 C 9. Static characteristics Table 6. Static characteristics At recommended operating conditions; voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions 25 C 40 C to +85 C 40 C to +125 C Unit Min Typ Max Min Max Min Max V IH HIGH-level V CC = 4.5 V to 5.5 V 2.0 1.6-2.0-2.0 - V input voltage V IL LOW-level V CC = 4.5 V to 5.5 V - 1.2 0.8-0.8-0.8 V input voltage V OH HIGH-level output voltage V I =V IH or V IL ; V CC =4.5V I O = 20 A 4.4 4.5-4.4-4.4 - V I O = 4 ma 3.98 4.32-3.84-3.7 - V V OL LOW-level output voltage V I =V IH or V IL ; V CC =4.5V I O =20A - 0 0.1-0.1-0.1 V I O = 4.0 ma - 0.15 0.26-0.33-0.4 V I I input leakage current V I =V CC or GND; V CC =5.5V - - 0.1-1.0-1.0 A I CC supply current V I =V CC or GND; I O =0A; V CC =5.5V - - 8.0-80 - 160 A I CC C I additional supply current input capacitance per input pin; I O =0A; V I =V CC 2.1 V; other inputs at V CC or GND; V CC = 4.5 V to 5.5 V pin nb - 30 108-135 - 147 A pins na, nrd - 50 180-225 - 245 A - 3.5 - - - - - pf B.V. 2017. All rights reserved Product data sheet Rev. 3 26 October 2016 6 of 19

10. Dynamic characteristics Table 7. Dynamic characteristics Voltages are referenced to GND (ground = 0 V); C L = 50 pf unless otherwise specified; for test circuit see Figure 15. Symbol Parameter Conditions 25 C 40 C to +85 C 40 C to +125 C Unit Min Typ Max Min Max Min Max t PLH t PHL LOW to HIGH propagation delay HIGH to LOW propagation delay C EXT = 0 pf; R EXT = 5 k; see Figure 7 and Figure 8 na, nrd to nq (trigger) V CC = 4.5 V - 30 50-63 - 75 ns V CC = 5 V; C L =15pF - 36 - - - - - ns nb to nq (trigger) V CC = 4.5 V - 24 42-53 - 63 ns V CC = 5 V; C L =15pF - 36 - - - - - ns nrd to nq (reset) V CC = 4.5 V - 31 51-64 - 77 ns V CC = 5 V; C L =15pF - 36 - - - - - ns C EXT = 0 pf; R EXT = 5 k; see Figure 7 and Figure 8 na to nq (trigger) V CC = 4.5 V - 26 44-55 - 75 ns V CC = 5 V; C L =15pF - 32 - - - - - ns nb to nq (trigger) V CC = 4.5 V - 21 35-44 - 53 ns V CC = 5 V; C L =15pF - 32 - - - - - ns nrd to nq (trigger) V CC = 4.5 V - 26 43-54 - 65 ns V CC = 5 V; C L =15pF - 32 - - - - - ns nrd to nq (reset) V CC = 4.5 V - 26 43-54 - 65 ns V CC = 5 V; C L =15pF - 32 - - - - - ns t t transition time V CC = 4.5 V; see Figure 7 [1] - 7 15-19 - 22 ns B.V. 2017. All rights reserved Product data sheet Rev. 3 26 October 2016 7 of 19

Table 7. Dynamic characteristics continued Voltages are referenced to GND (ground = 0 V); C L = 50 pf unless otherwise specified; for test circuit see Figure 15. Symbol Parameter Conditions 25 C 40 C to +85 C 40 C to +125 C Unit Min Typ Max Min Max Min Max t W pulse width na LOW; nb HIGH; (trigger); see Figure 7 V CC = 4.5 V 20 13-25 - 30 - ns nrd LOW; see Figure 10 V CC = 4.5 V 22 13-28 - 33 - ns nq HIGH and nq LOW; see Figure 8 V CC = 5 V; C EXT = 100 nf; R EXT = 10 k nq or nq (trigger); see Figure 8 V CC = 4.5 V; C EXT = 28 pf; R EXT =2 k V CC = 4.5 V; C EXT = 1 nf; R EXT =2 k V CC = 4.5 V; C EXT = 1 nf; R EXT = 10 k t rec recovery time nrd to na, nb; see Figure 11 R EXT C EXT external timing resistor external timing capacitor 630 700 770 602 798 595 805 s - 140 - - - - - ns - 1.5 - - - - - s - 7 - - - - - s 20 12-25 - 30 - ns V CC = 5.0 V; see Figure 13 2-1000 - - - - k V CC = 5.0 V; see Figure 13 no limits pf B.V. 2017. All rights reserved Product data sheet Rev. 3 26 October 2016 8 of 19

Table 7. Dynamic characteristics continued Voltages are referenced to GND (ground = 0 V); C L = 50 pf unless otherwise specified; for test circuit see Figure 15. Symbol Parameter Conditions 25 C 40 C to +85 C 40 C to +125 C Unit Min Typ Max Min Max Min Max [2] - 96 - - - - - pf C PD power dissipation capacitance per monostable; V I =GNDtoV CC 1.5 V [1] t t is the same as t THL and t TLH [2] C PD is used to determine the dynamic power dissipation (P D in W). P D =C PD V 2 CC f i + (C L V 2 CC f o ) + 0.33 C EXT V 2 CC f o +D28 V CC where: f i = input frequency in MHz; f o = output frequency in MHz; D = duty factor in %; C L = output load capacitance in pf; V CC = supply voltage in V; C EXT = timing capacitance in pf; (C L V 2 CC f o ) sum of outputs. 11. Waveforms and graphs Fig 7. Measurement points are given in Table 8. V OL and V OH are typical voltage output levels that occur with the output load. Propagation delay from input (na, nb) to output (nq, nq), na, nb pulse widths and output transition times B.V. 2017. All rights reserved Product data sheet Rev. 3 26 October 2016 9 of 19

Table 8. Input Measurement points Output V M V M V X V Y 1.3 V 1.3 V 0.1V CC 0.9V CC Fig 8. Measurement points are given in Table 8. V OL and V OH are typical voltage output levels that occur with the output load. Propagation delay from reset input (nrd) to outputs (nq, nq) nrd = HIGH Fig 9. Output pulse control B.V. 2017. All rights reserved Product data sheet Rev. 3 26 October 2016 10 of 19

na = LOW Fig 10. Output pulse control using reset input nrd Measurement points are given in Table 8. Fig 11. Reset input (nrd) to inputs na or nb recovery times B.V. 2017. All rights reserved Product data sheet Rev. 3 26 October 2016 11 of 19

V CC = 4.5 V; T amb = 25 C. (1) R EXT = 100 k (2) R EXT = 50 k (3) R EXT = 10 k (4) R EXT = 2 k Fig 12. Typical output pulse width as a function of the external capacitor Fig 13. C EXT = 0.1 F; R EXT = 10 k.; V CC = 5.0 V Typical output pulse width as a function of the ambient temperature R EXT = 10 k; T amb = 25 C. (1) C EXT = 0.001 F (2) C EXT = 0.01 F (3) C EXT = 0.1 F (4) C EXT = 1 F Fig 14. K factor as function of the supply voltage B.V. 2017. All rights reserved Product data sheet Rev. 3 26 October 2016 12 of 19

Test data is given in Table 9. Definitions test circuit: R T = Termination resistance should be equal to output impedance Z o of the pulse generator. C L = Load capacitance including jig and probe capacitance. R L = Load resistance. S1 = Test selection switch. Fig 15. Test circuit for measuring switching times Table 9. Test data Input Load S1 position V I t r, t f C L R L t PHL, t PLH 3 V 6 ns 15 pf, 50 pf 1 k open B.V. 2017. All rights reserved Product data sheet Rev. 3 26 October 2016 13 of 19

12. Application information 12.1 Power-down considerations A large capacitor C EXT may cause problems when powering-down the monostable due to the energy stored in this capacitor. When a system containing this device is powered-down or a rapid decrease of V CC to zero occurs, the monostable may sustain damage, due to the capacitor discharging through the input protection diodes. To avoid this possibility, use a damping diode (D EXT ) preferably a germanium or Schottky type diode able to withstand large current surges and connect as shown in Figure 16. Fig 16. Power-down protection circuit B.V. 2017. All rights reserved Product data sheet Rev. 3 26 October 2016 14 of 19

13. Package outline Fig 17. Package outline SOT109-1 (SO16) B.V. 2017. All rights reserved Product data sheet Rev. 3 26 October 2016 15 of 19

14. Abbreviations Table 10. Acronym CMOS DUT ESD HBM MM Abbreviations Abbreviation Complementary Metal Oxide Semiconductor Device Under Test ElectroStatic Discharge Human Body Model Machine Model 15. Revision history Table 11. Revision history Document ID Release date Data sheet status Change notice Supersedes v.3 20161026 Product data sheet - 74HC_HCT221 v.2 Modifications: The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. Legal texts have been adapted to the new company name where appropriate. Type numbers 74HC221N, 74HC221D, 74HC221DB and N removed. 74HC_HCT221 v.2 19901201 Product specification - - B.V. 2017. All rights reserved Product data sheet Rev. 3 26 October 2016 16 of 19

16. Legal information 16.1 Data sheet status Document status [1][2] Product status [3] Definition Objective [short] data sheet Development This document contains data from the objective specification for product development. Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. Product [short] data sheet Production This document contains the product specification. [1] Please consult the most recently issued document before initiating or completing a design. [2] The term short data sheet is explained in section Definitions. [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nexperia.com. 16.2 Definitions Draft The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail. Product specification The information and data provided in a Product data sheet shall define the specification of the product as agreed between and its customer, unless and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the product is deemed to offer functions and qualities beyond those described in the Product data sheet. 16.3 Disclaimers Limited warranty and liability Information in this document is believed to be accurate and reliable. However, does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. takes no responsibility for the content in this document if provided by an information source outside of. In no event shall be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, s aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of. Right to make changes reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of a product can reasonably be expected to result in personal injury, death or severe property or environmental damage. and its suppliers accept no liability for inclusion and/or use of products in such equipment or applications and therefore such inclusion and/or use is at the customer s own risk. Applications Applications that are described herein for any of these products are for illustrative purposes only. makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using products, and accepts no liability for any assistance with applications or customer product design. It is customer s sole responsibility to determine whether the product is suitable and fit for the customer s applications and products planned, as well as for the planned application and use of customer s third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer s applications or products, or the application or use by customer s third party customer(s). Customer is responsible for doing all necessary testing for the customer s applications and products using products in order to avoid a default of the applications and the products or of the application or use by customer s third party customer(s). does not accept any liability in this respect. Limiting values Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device. Terms and conditions of commercial sale products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. hereby expressly objects to applying the customer s general terms and conditions with regard to the purchase of products by customer. No offer to sell or license Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. B.V. 2017. All rights reserved Product data sheet Rev. 3 26 October 2016 17 of 19

Export control This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities. Non-automotive qualified products Unless this data sheet expressly states that this specific product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without s warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond s specifications such use shall be solely at customer s own risk, and (c) customer fully indemnifies for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond s standard warranty and s product specifications. Translations A non-english (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions. 16.4 Trademarks Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners. 17. Contact information For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com B.V. 2017. All rights reserved Product data sheet Rev. 3 26 October 2016 18 of 19

18. Contents 1 General description...................... 1 2 Features and benefits.................... 1 3 Ordering information..................... 1 4 Functional diagram...................... 2 5 Pinning information...................... 4 5.1 Pinning............................... 4 5.2 Pin description......................... 4 6 Functional description................... 5 7 Limiting values.......................... 5 8 Recommended operating conditions........ 6 9 Static characteristics..................... 6 10 Dynamic characteristics.................. 7 11 Waveforms and graphs................... 9 12 Application information.................. 14 12.1 Power-down considerations.............. 14 13 Package outline........................ 15 14 Abbreviations.......................... 16 15 Revision history........................ 16 16 Legal information....................... 17 16.1 Data sheet status...................... 17 16.2 Definitions............................ 17 16.3 Disclaimers........................... 17 16.4 Trademarks........................... 18 17 Contact information..................... 18 18 Contents.............................. 19 B.V. 2017. All rights reserved For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 26 October 2016