The end of Moore s law and the race for performance

Similar documents
The Exponential Promise of High Performance Computing Prof. Dr. Thomas Ludwig

Parallel Programming I! (Fall 2016, Prof.dr. H. Wijshoff)

Parallel Computing 2020: Preparing for the Post-Moore Era. Marc Snir

December 10, Why HPC? Daniel Lucio.

The Bump in the Road to Exaflops and Rethinking LINPACK

2010 IRI Annual Meeting R&D in Transition

High Performance Computing and Modern Science Prof. Dr. Thomas Ludwig

ISSCC 2003 / SESSION 1 / PLENARY / 1.1

Exascale Initiatives in Europe

Practical Information

The Spanish Supercomputing Network (RES)

Challenges in Transition

Deep Learning Overview

CS4617 Computer Architecture

Practical Information

Department Computer Science and Engineering IIT Kanpur

Enabling technologies for beyond exascale computing

First Experience with PCP in the PRACE Project: PCP at any cost? F. Berberich, Forschungszentrum Jülich, May 8, 2012, IHK Düsseldorf

The Race for Leadership in Supercomputers Does India Stand A Chance?

Thoughts on Reimagining The University. Rajiv Ramnath. Program Director, Software Cluster, NSF/OAC. Version: 03/09/17 00:15

The SEMATECH Model: Potential Applications to PV

ROADMAP 12. Portland, OR June 18-19, Event Summary. Areas of Interest. Roadmap 12 Call for Proposals Case Studies, Speakers, & Breakout Sessions

Disrupt or be Disrupted: Research Findings from the CDO Project & Policy Implications

EMT 251 Introduction to IC Design

The ICT industry as driver for competition, investment, growth and jobs if we make the right choices

PRACE PATC Course: Intel MIC Programming Workshop & Scientific Workshop: HPC for natural hazard assessment and disaster mitigation, June 2017,

Minimum key length for cryptographic security

NRC Workshop on NASA s Modeling, Simulation, and Information Systems and Processing Technology

Instructor: Dr. Mainak Chaudhuri. Instructor: Dr. S. K. Aggarwal. Instructor: Dr. Rajat Moona

The role of prototyping in the overall PRACE strategy

Manufacturing Case Studies: Copy Exactly (CE!) and the two-year cycle at Intel

The Second Industry Conference on fourth Industrial revolution Pedro Alexandre da Costa Sousa. Tehran 27 th -28 th February 2017

Vietnam General Manager Intel Corporation

"How to ensure a secure supply of raw materials in the global economy"

Roadmap to Digital Transformation: Implications for Intelligence

Enabling Scientific Breakthroughs at the Petascale

The Road to 450 mm Semiconductor Wafers Ira Feldman

Supercomputers have become critically important tools for driving innovation and discovery

Korean Grand Plan for Industrial SuperComputing

Welcome to the future of energy

RSE in UK Academia. Paul Richmond University of Sheffield (UK)

Sustainable Information Society

THE U.S. SEMICONDUCTOR INDUSTRY:

Overview. 1 Trends in Microprocessor Architecture. Computer architecture. Computer architecture

HIGH-LEVEL SUPPORT FOR SIMULATIONS IN ASTRO- AND ELEMENTARY PARTICLE PHYSICS

DRIHM and e- Science Support

Global Industrial Robot Market: Industry Analysis & Outlook ( )

Asia Pacific Business Conference March 27-28, 2017

11/11/ PARTNERSHIP FOR ADVANCED COMPUTING IN EUROPE

THE EARTH SIMULATOR CHAPTER 2. Jack Dongarra

ARTIFICIAL INTELLIGENCE AND BROADBAND DIVIDE

TWINSCAN XT:1950i Water-based immersion taken to the max Enabling fast, single-exposure lithography at sub 40 nm

Introduction. Reading: Chapter 1. Courtesy of Dr. Dansereau, Dr. Brown, Dr. Vranesic, Dr. Harris, and Dr. Choi.

Eurolab-4-HPC Roadmap. Paul Carpenter Barcelona Supercomputing Center Theo Ungerer University of Augsburg

WORKSHOP ON EUROPEAN INDUSTRIAL LEADERSHI IN ICT

Facing Moore s Law with Model-Driven R&D

National e-infrastructure for Science. Jacko Koster UNINETT Sigma

Overview of Presentation:

From: President Magna Charta Observatory To: Council and Review Group Date: 8 September Towards a new MCU a first exploration and roadmap

European View on Supercomputing

GPU-accelerated SDR Implementation of Multi-User Detector for Satellite Return Links

The Path To Extreme Computing

Computing center for research and Technology - CCRT

The impact of e-infrastructures for science and innovation in Europe Achim Bachem, Forschungszentrum Jülich

Pramoda N V Department of Electronics and Communication Engineering, MCE Hassan Karnataka India

2018 PEDG 6/25/2018

GLOBAL ICT REGULATORY OUTLOOK EXECUTIVE SUMMARY

NCN vision NCN vision 2002

The Transistor. Survey: What is Moore s Law? Survey: What is Moore s Law? Technology Unit Overview. Technology Generations

Exascale Research: Preparing for the Post- Moore Era

Corporate Mind 2016 Corporate Responsibility Report

CS 6135 VLSI Physical Design Automation Fall 2003

The Foundry Model is Coming to Molecular Diagnostics, Courtesy of the Semiconductor Industry.

Eurolab-4-HPC Long-Term Vision on High-Performance Computing

Strengthening Germany s Role in the Global Knowledge Society

1Q04 Update: Silicon Demand Will Move to a Full Recovery

The PRACE Scientific Steering Committee

ON THE WAY TO INDUSTRY 4.0 : DIGITAL ENTERPRISE. Ali Rıza Ersoy March, 2016 v2.0

THE INTELLIGENT REFINERY

Enhancing IEA Efforts on Digitalization. Kamel Ben Naceur 5 April 2017 IEA Digitalization and Energy Workshop

Parallelism Across the Curriculum

Cross Linking Research and Education and Entrepreneurship

The Singularity. Elon Musk Compares Building Artificial Intelligence To Summoning The Demon

The Singularity. A technically informed, but very speculative critique of recent statements of e.g. Elon Musk, Stephen Hawking and Bill Gates

The Automotive Council Managing the Automotive Transformation

CREST. Software co-design on the road to exascale. Dr Stephen Booth. EPCC Principal Architect. Dr Mark Parsons

CPS Engineering Labs Mini-Courses Smart Cities by Indra Design Centre Spain

BI TRENDS FOR Data De-silofication: The Secret to Success in the Analytics Economy

Where are we now: Wireless Broadband Ecosystem

Michelin Challenge Bibendum 2014

Progress due to: Feature size reduction - 0.7X/3 years (Moore s Law). Increasing chip size - 16% per year. Creativity in implementing functions.

Fujitsu Laboratories R&D Strategy. April 4, 2008 Kazuo Murano, Ph.D. President Fujitsu Laboratories Ltd.

Corporate Mind 2015 Corporate Responsibility Report

By Mark Hindsbo Vice President and General Manager, ANSYS

A Global Perspective on Parallel Processing Research for Scientific Computing in Japan

The resurgence of the U.S. economy from

CS4961 Parallel Programming. Lecture 1: Introduction 08/24/2010. Course Details Time and Location: TuTh, 9:10-10:30 AM, WEB L112 Course Website

Canada : Innovation and Inclusion in the Network Age

Low Power Design Part I Introduction and VHDL design. Ricardo Santos LSCAD/FACOM/UFMS

Markets for On-Chip and Chip-to-Chip Optical Interconnects 2015 to 2024 January 2015

Transcription:

The end of Moore s law and the race for performance Michael Resch (HLRS) September 15, 2016, Basel, Switzerland

Roadmap Motivation (HPC@HLRS) Moore s law Options Outlook

HPC@HLRS

Cray XC40 Hazelhen 185.376 cores Intel Haswell 7,42 PF/s Peak #9 in TOP500 (Fastest PRACE system) #10 in HPCG (Europe s fastest research system) #2 in HPGMG

HLRS Investment Costs #27 #8? #7

MOORE S LAW

Mooré s law The complexity for minimum component costs has increased at a rate of roughly a factor of two per year (see graph on next page). Certainly over the short term this rate can be expected to continue, if not to increase. Over the longer term, the rate of increase is a bit more uncertain, although there is no reason to believe it will not remain nearly constant for at least 10 years. That means by 1975, the number of components per integrated circuit for minimum cost will be 65,000. Gordon E. Moore, Cramming more components onto integrated circuits, Electronics (38), 8, April 1965,

International Technology Roadmap for Semiconductors (2013)

Technology Outlook (I) Indeed, future growth in capabilities may come from an explosion of specialized hardware architectures that exploit the growth in the number of transistors on a chip. The transition implied by the anticipated end of Moore s Law will be even more severe absent development of disruptive technologies; it could mean, for the first time in over three decades, the stagnation of computer performance and the end of sustained reductions in the price-performance ratio. Committee on Future Directions for NSF Advanced Computing Infrastructure to Support U.S. Science in 2017-2020, Interim Report, November 2014, USA

Technology Outlook (II) Next month, the worldwide semiconductor industry will formally acknowledge what has become increasingly obvious to everyone involved: Moore's law, the principle that has powered the informationtechnology revolution since the 1960s, is nearing its end. M. Mitchell Waldrop, February 9, 2016 http://www.nature.com/news/the-chips-are-down-formoore-s-law-1.19338

General Trends (TOP500) Source: www.top500.org

Level of Parallelism

Hardware Technology Improvement expected We can seriously expect to see a factor of 2-4 in the coming 5 years in power consumption reduction We can seriously expect to see more cores on a die in the coming 5-10 years All in all we may see a 1 ExaFlop system in 2020/2021 with about 100 Mio Cores and a power consumption somewhere between 50 and 120 MW (most likely in China) (We could build an Exaflop today at the cost of about 1.5 billion $US for the system + cost for building construction + operational cost)

Architectural Improvements Standard architectures still follow the Linpack benchmark will be so for a while Options Extreme many core -> GPGPU Will increase peak speed Will make programming even more difficult Will work for a small number of algorithms only Improved memory subsystem NVRAM Can help to support IO 3D Memory Can help increase performance Makes cooling more difficult Good old vector technology Could be still programmable Requires specialized people

Main Problems Infrastructure Size / Weight Power / Cooling Programming Communication IO

ACCELERATORS?

Accelerators Accelerators have changed the HPC landscape but from the top and not from the bottom Accelerators have technical issues that have not been resolved in years PCIe connectivity Small memory Lack of standards Accelerators start to converge with microprocessor architectures Opportunities and risks do not balance so far

Accelerators in Tian-He 2 The real question is: what are they going to use the machine for? I question, at some level, what the Chinese are doing with these big machines, Dongarra said. They are not using the accelerator part of the machine. I go visit the computing facilities [in China] and I m not saying that they are being used for things that are secret I m saying that I don t know what they are being used for. http://www.vrworld.com/2015/03/22/jack-dongarra-chinaisnt-the-emerging-hpc-power-you-think-it-is/

CLOUDS?

HPC in Germany in 2014 Where is the Cloud? Software Initiatives (BMBF/DFG) Performance Pyramid European Tier-0 System German Tier-1 Systems Coordination with GA Funding: 400 M State-wide concepts Regional concepts Coordination with GA German Tier-2 Systems Coordination with GCS Funding: 100 M Data-Management National Research Network (DFN)

ENERGY?

Do Not Communicate Data: Dmitri Khabi, HLRS, 2016

Message Algorithms should be able to reuse caches Algorithms should be blocking Algorithms should support vector type mode Algorithms should not touch main memory too often Assume that your memory is a disk Assume that your cache is the memory

Do Not Communicate Data: Dmitri Khabi, HLRS, 2016

Message Algorithms should not communicate in large scale parallel systems Calculation is cheaper than computation

CAN SOFTWARE SAVE YOUR MORTAL SOUL? AND CAN YOU TEACH ME HOW TO DANCE REAL SLOW?

Software Improvements Calculation example: 1 Exaflop with 1% sustained performance -> 10 PF 100 PF with 10% sustained performance -> 10 PF 30 PF with 30% sustained performance -> 10 PF Questions Can we afford to ignore TOP500 completely? Which of the three is cheaper in investment? Which of the three is cheaper in operational costs? Which of the three is easier to program?

BUT ISN T THERE...?

A Utopian View Quantum Computer Minimize a Function Open Questions: Which problems can be represented by this type of minimization? Which problems can be transformed to meet criteria for a i and b ij? What would a transformation have to look like?

OUTLOOK

Expectations We will see more cores We will need more power We will need more programming effort We will struggle to continue with current technology

Moving Forward A Poor Comparison USA 1893: Frederick Jackson Turner states that the final frontier has been reached Alleghenies /Mississippi / Missouri / Rocky Mountains /Pacific Ocean Internal development is needed For HPC MFLOPS (1964) GFLOPS (1983) TFLOPS (1996) PFLOPS (2008) EFLOPS (2021) Internal development is needed

Todo List We need to explore new architectures We need to explore new programming models We need to harness the power of algorithms

Questions