Similar documents
SN54AHC573, SN74AHC573 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS


SN54AHCT174, SN74AHCT174 HEX D-TYPE FLIP-FLOPS WITH CLEAR

SN74AHC1G04 SINGLE INVERTER GATE

ORDERING INFORMATION PACKAGE SOT (SC-70) DCK

SN54AHCT174, SN74AHCT174 HEX D-TYPE FLIP-FLOPS WITH CLEAR

SN54LVC14A, SN74LVC14A HEX SCHMITT-TRIGGER INVERTERS

SN54LV174A, SN74LV174A HEX D-TYPE FLIP-FLOPS WITH CLEAR

SN54LS245, SN74LS245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SN54AHCT74, SN74AHCT74 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

SN54AHCT132, SN74AHCT132 QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS

1OE 3B V GND ORDERING INFORMATION. TOP-SIDE MARKING QFN RGY Tape and reel SN74CBTLV3126RGYR CL126 PACKAGE

EN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at ore.hu.

SN5404, SN54LS04, SN54S04, SN7404, SN74LS04, SN74S04 HEX INVERTERS

ORDERING INFORMATION PACKAGE

SN74LVC1G06 SINGLE INVERTER BUFFER/DRIVER WITH OPEN-DRAIN OUTPUT

PRODUCT PREVIEW SN54AHCT257, SN74AHCT257 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS. description

CD74HCT4514, CD74HCT LINE TO 16-LINE DECODERS/DEMULTIPLEXERS WITH INPUT LATCHES

description 1G 1A1 2Y4 1A2 2Y3 1A3 2Y2 1A4 2Y1 GND V CC 2G/2G 1Y1 2A4 1Y2 2A3 1Y3 2A2 1Y4 2A1 1Y1 2A4 1Y2 2A3 1Y3 1A2 2Y3 1A3 2Y2 1A4 2A2 2G/2G 2Y1

ORDERING INFORMATION PACKAGE

ORDERING INFORMATION PACKAGE

74AC11373 OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

CD54AC74, CD74AC74 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

ORDERING INFORMATION PACKAGE

SN54LS06, SN74LS06, SN74LS16 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

SN74FB2033A 8-BIT TTL/BTL REGISTERED TRANSCEIVER

SN54ACT241, SN74ACT241 OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

AM26LS31 QUADRUPLE DIFFERENTIAL LINE DRIVER

74ACT11652 OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS

SN54ACT16373, 74ACT BIT D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

SN74ALVCH V 20-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

54AC11241, 74AC11241 OCTAL BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS

SN54LV74A, SN74LV74A DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS

54AC16245, 74AC BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SN54HCT373, SN74HCT373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SN54HC373, SN74HC373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SN74ALVCH BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

SN54HC365, SN74HC365 HEX BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

CD54ACT74, CD74ACT74 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

SN54AHC123A, SN74AHC123A DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATORS

CD54AC74, CD74AC74 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

SN54HC245, SN74HC245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

MC3486 QUADRUPLE DIFFERENTIAL LINE RECEIVER WITH 3-STATE OUTPUTS

SN54AHCT273, SN74AHCT273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR

SN54ACT00, SN74ACT00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SN5404, SN54LS04, SN54S04, SN7404, SN74LS04, SN74S04 HEX INVERTERS

SN54ALS873B, SN54AS873A, SN74ALS873B, SN74AS873A DUAL 4-BIT D-TYPE LATCHES WITH 3-STATE OUTPUTS SDAS036D APRIL 1982 REVISED AUGUST 1995

SN74ALVCHR BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SN54ALS86, SN54AS86A, SN74ALS86, SN74AS86A QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

SN54LS373, SN54LS374, SN54S373, SN54S374, SN74LS373, SN74LS374, SN74S373, SN74S374 OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

74ACT11374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SN5414, SN54LS14, SN7414, SN74LS14 HEX SCHMITT-TRIGGER INVERTERS

SN54ALS74A, SN54AS74A, SN74ALS74A, SN74AS74A DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

54ACT11109, 74ACT11109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

SN54HC175, SN74HC175 QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

SN54HC541, SN74HC541 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

SN54LS07, SN74LS07, SN74LS17 HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

54ACT11020, 74ACT11020 DUAL 4-INPUT POSITIVE-NAND GATES

SN74LVC2244ADWR OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS. description/ordering information

SN54AS825A, SN74AS825A 8-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS SDAS020B JUNE 1984 REVISED AUGUST 1995

74AC11873 DUAL 4-BIT D-TYPE LATCH WITH 3-STATE OUTPUTS SCAS095 JANUARY 1990 REVISED APRIL 1993

SN54HC373, SN74HC373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCLS140B DECEMBER 1982 REVISED MAY 1997

SN54ALS08, SN54AS08, SN74ALS08, SN74AS08 QUADRUPLE 2-INPUT POSITIVE-AND GATES

SN54HC00, SN74HC00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SN54HC377, SN74HC377 OCTAL D-TYPE FLIP-FLOPS WITH CLOCK ENABLE

SN54HC573A, SN74HC573A OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCLS147B DECEMBER 1982 REVISED MAY 1997

SN54HC00, SN74HC00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SN54ALS563B, SN74ALS563B OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

SN54ALS873B, SN54AS873A, SN74ALS873B, SN74AS873A DUAL 4-BIT D-TYPE LATCHES WITH 3-STATE OUTPUTS SDAS036D APRIL 1982 REVISED AUGUST 1995

SN74ACT STROBED FIRST-IN, FIRST-OUT MEMORY

SN54ALS00A, SN54AS00, SN74ALS00A, SN74AS00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

description V CC 2CLR 2D 2CLK 2PRE 2Q 2Q 1CLR 1D 1CLK 1PRE 1Q 1Q GND 2CLR 1CLR 1CLK NC 1PRE NC 1Q 2CLK 2PRE GND

CDC337 CLOCK DRIVER WITH 3-STATE OUTPUTS

54AC11533, 74AC11533 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

SN54HC132, SN74HC132 QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS

SN54LV4052A, SN74LV4052A DUAL 4-CHANNEL ANALOG MULTIPLEXERS/DEMULTIPLEXERS

SN54HC126, SN74HC126 QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

CD54AC08, CD74AC08 QUADRUPLE 2-INPUT POSITIVE-AND GATES

SN54GTL16612, SN74GTL BIT LVTTL-TO-GTL/GTL+ UNIVERSAL BUS TRANSCEIVERS

SN74S ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY WITH 3-STATE OUTPUTS

SN54HC04, SN74HC04 HEX INVERTERS

These devices contain four independent 2-input NAND gates. The devices perform the Boolean function Y = A B or Y = A + B in positive logic.

description/ordering information

CDC391 1-LINE TO 6-LINE CLOCK DRIVER WITH SELECTABLE POLARITY AND 3-STATE OUTPUTS

SN54ALS244C, SN54AS244A, SN74ALS244C, SN74AS244A OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

SN5407, SN5417, SN7407, SN7417 HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

CD4066B CMOS QUAD BILATERAL SWITCH

MAX232, MAX232I DUAL EIA-232 DRIVER/RECEIVER

SN54AHCT74, SN74AHCT74 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

SN54ALS1035, SN74ALS1035 HEX NONINVERTING BUFFERS WITH OPEN-COLLECTOR OUTPUTS

SN54AHCT132, SN74AHCT132 QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS

ORDERING INFORMATION TOP-SIDE

L293, L293D QUADRUPLE HALF-H DRIVERS

SN75158 DUAL DIFFERENTIAL LINE DRIVER

SN54ALS688, SN74ALS688 8-BIT IDENTITY COMPARATORS

LM158, LM158A, LM258, LM258A LM358, LM358A, LM2904, LM2904Q DUAL OPERATIONAL AMPLIFIERS

description/ordering information

SN65176B, SN75176B DIFFERENTIAL BUS TRANSCEIVERS

MC3487 QUADRUPLE DIFFERENTIAL LINE DRIVER

SN54ACT573, SN74ACT573 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

Transcription:

Distributed by: www.jameco.com 1-800-81-4242 The content and copyrights of the attached material are the property of its owner.

Operating Range 2-V to.-v V CC Latch-Up Performance Exceeds 20 ma Per JESD 17 ESD Protection Exceeds JESD 22 2000-V Human-Body Model (A114-A) 200-V Machine Model (A11-A) 1000-V Charged-Device Model (C101) SN4AHC00...J OR W PACKAGE SN74AHC00... D, DB, DGV, N, NS, OR PW PACKAGE (TOP VIEW) 1A 1B 1Y 2A 2B 2Y 1 2 4 6 7 14 1 12 11 10 9 8 V CC 4B 4A 4Y B A Y description/ordering information SN74AHC00... RGY PACKAGE (TOP VIEW) 1B 1Y 2A 2B 2Y 2 4 6 1A Y V 1 14 7 8 CC 1 12 11 10 9 4B 4A 4Y B A SN4AHC00... FK PACKAGE (TOP VIEW) 1Y 2A 2B 1B 1A V CC 4B 4 2 1 20 19 18 6 7 8 17 16 1 14 91011121 2Y Y A No internal connection 4A 4Y B The AHC00 devices perform the Boolean function Y A B or Y A B in positive logic. TA ORDERING INFORMATION PACKAGE ORDERABLE PART NUMBER QFN RGY Tape and reel SN74AHC00RGYR HA00 TOP-SIDE MARKING PDIP N Tube SN74AHC00N SN74AHC00N Tube SN74AHC00D SOIC D Tape and reel SN74AHC00DR 40 C to8 C AHC00 SOP NS Tape and reel SN74AHC00NSR AHC00 SSOP DB Tape and reel SN74AHC00DBR HA00 TSSOP PW Tape and reel SN74AHC00PWR HA00 TVSOP DGV Tape and reel SN74AHC00DGVR HA00 CDIP J Tube SNJ4AHC00J SNJ4AHC00J C to 12 C CFP W Tube SNJ4AHC00W SNJ4AHC00W LCCC FK Tube SNJ4AHC00FK SNJ4AHC00FK Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package. Please be aware that an important notice concerning availability, standard warranty, and use in critical applicatio of Texas Itruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PRODUCTION DATA information is current as of publication date. Products conform to specificatio per the terms of Texas Itruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright 2002, Texas Itruments Incorporated On products compliant to MIL-PRF-8, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters. POST OFFICE BOX 60 DALLAS, TEXAS 726 1

FUTION TABLE (each gate) INPUTS OUTPUT A B Y H H L L X H X L H logic diagram, each gate (positive logic) A B Y absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Supply voltage range, V CC.......................................................... 0. V to 7 V Input voltage range, V I (see Note 1).................................................. 0. V to 7 V voltage range, V O (see Note 1)........................................ 0. V to V CC + 0. V Input clamp current, I IK (V I < 0)........................................................... 20 ma clamp current, I OK (V O < 0 or V O > V CC )............................................ ±20 ma Continuous output current, I O (V O = 0 to V CC ).............................................. ±2 ma Continuous current through V CC or................................................... ±0 ma Package thermal impedance, θ JA (see Note 2): D package................................... 86 C/W (see Note 2): DB package................................. 96 C/W (see Note 2): DGV package............................... 127 C/W (see Note 2): N package................................... 80 C/W (see Note 2): NS package................................. 76 C/W (see Note 2): PW package................................ 11 C/W (see Note ): RGY package................................ 47 C/W Storage temperature range, T stg................................................... 6 C to 10 C Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditio beyond those indicated under recommended operating conditio is not implied. Exposure to absolute-maximum-rated conditio for extended periods may affect device reliability. NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed. 2. The package thermal impedance is calculated in accordance with JESD 1-7.. The package thermal impedance is calculated in accordance with JESD 1-. 2 POST OFFICE BOX 60 DALLAS, TEXAS 726

recommended operating conditio (see Note 4) SN4AHC00 SN74AHC00 MIN MAX MIN MAX Supply voltage 2. 2. V = 2 V 1. 1. VIH High-level input voltage = V 2.1 2.1 V =. V.8.8 = 2 V 0. 0. VIL Low-level input voltage = V 0.9 0.9 V =. V 1.6 1.6 VI Input voltage 0. 0. V VO voltage 0 0 V = 2 V 0 0 A IOH High-level output current =. V ± 0. V 4 4 = V ± 0. V 8 8 ma = 2 V 0 0 A IOL Low-level output current =. V ± 0. V 4 4 t/ v Input traition rise or fall rate = V ± 0. V 8 8 =. V ± 0. V 100 100 = V ± 0. V 20 20 TA Operating free-air temperature 12 40 8 C NOTE 4: All unused inputs of the device must be held at or to eure proper device operation. Refer to the TI application report, Implicatio of Slow or Floating CMOS Inputs, literature number SCBA004. electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) PARAMETER TEST CONDITIONS TA = 2 C SN4AHC00 SN74AHC00 MIN TYP MAX MIN MAX MIN MAX 2 V 1.9 2 1.9 1.9 IOH = 0 A V 2.9 2.9 2.9 VOH 4. V 4.4 4. 4.4 4.4 V IOH = 4 ma V 2.8 2.48 2.48 IOH = 8 ma 4. V.94.8.8 2 V 0.1 0.1 0.1 IOL = 0 A V 0.1 0.1 0.1 VOL 4. V 0.1 0.1 0.1 V IOL = 4 ma V 0.6 0. 0.44 IOL = 8 ma 4. V 0.6 0. 0.44 II VI =. V or to. V ±0.1 ±1* ±1 A ICC VI = or, IO = 0. V 2 20 20 A Ci VI = or V 2 10 10 pf * On products compliant to MIL-PRF-8, this parameter is not production tested at =. ma /V POST OFFICE BOX 60 DALLAS, TEXAS 726

switching characteristics over recommended operating free-air temperature range, V CC =. V ± 0. V (unless otherwise noted) (see Figure 1) FROM TO LOAD TA = 2 C SN4AHC00 SN74AHC00 PARAMETER (INPUT) (OUTPUT) CAPACITAE MIN TYP MAX MIN MAX MIN MAX.* 7.9* 1* 9.* 1 9. AorB Y CL =1pF.* 7.9* 1* 9.* 1 9. 8 11.4 1 1 1 1 AorB Y CL =0pF 8 11.4 1 1 1 1 * On products compliant to MIL-PRF-8, this parameter is not production tested. switching characteristics over recommended operating free-air temperature range, V CC = V ± 0. V (unless otherwise noted) (see Figure 1) FROM TO LOAD TA = 2 C SN4AHC00 SN74AHC00 PARAMETER (INPUT) (OUTPUT) CAPACITAE MIN TYP MAX MIN MAX MIN MAX.7*.* 1* 6.* 1 6. AorB Y CL =1pF.7*.* 1* 6.* 1 6..2 7. 1 8. 1 8. AorB Y CL =0pF.2 7. 1 8. 1 8. * On products compliant to MIL-PRF-8, this parameter is not production tested. noise characteristics, V CC = V, C L = 0 pf, T A = 2 C (see Note ) PARAMETER SN74AHC00 MIN TYP MAX VOL(P) Quiet output, maximum dynamic VOL 0. 0.8 V VOL(V) Quiet output, minimum dynamic VOL 0. 0.8 V VOH(V) Quiet output, minimum dynamic VOH 4.6 V VIH(D) High-level dynamic input voltage. V VIL(D) Low-level dynamic input voltage 1. V NOTE : Characteristics are for surface-mount packages only. operating characteristics, V CC = V, T A = 2 C PARAMETER TEST CONDITIONS TYP Cpd Power dissipation capacitance No load, f = 1 MHz 9. pf 4 POST OFFICE BOX 60 DALLAS, TEXAS 726

PARAMETER MEASUREMENT INFORMATION From Under Test CL (see Note A) Test Point From Under Test CL (see Note A) RL = 1 kω S1 Open TEST / tplz/tpzl tphz/tpzh Open Drain S1 Open LOAD CIRCUIT FOR TOTEM-POLE OUTPUTS LOAD CIRCUIT FOR -STATE AND OPEN-DRAIN OUTPUTS Input 0% tw 0% Timing Input Data Input tsu 0% th 0% 0% PULSE DURATION SETUP AND HOLD TIMES Input In-Phase Out-of-Phase 0% 0% 0% 0% VOH 0% VOL VOH 0% VOL PROPAGATION DELAY TIMES INVERTING AND NONINVERTING OUTPUTS Control Waveform 1 S1 at (see Note B) Waveform 2 S1 at (see Note B) tpzl tpzh 0% 0% 0% 0% tplz VOL + 0. V VOL tphz ENABLE AND DISABLE TIMES LOW- AND HIGH-LEVEL ENABLING VOH VOH 0. V NOTES: A. CL includes probe and jig capacitance. B. Waveform 1 is for an output with internal conditio such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditio such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR 1 MHz, ZO = 0 Ω, tr, tf. D. The outputs are measured one at a time with one input traition per measurement. E. All parameters and waveforms are not applicable to all devices. Figure 1. Load Circuit and Voltage Waveforms POST OFFICE BOX 60 DALLAS, TEXAS 726

IMPORTANT NOTICE Texas Itruments Incorporated and its subsidiaries (TI) reserve the right to make correctio, modificatio, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI s terms and conditio of sale supplied at the time of order acknowledgment. TI warrants performance of its hardware products to the specificatio applicable at the time of sale in accordance with TI s standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. TI assumes no liability for applicatio assistance or customer product design. Customers are respoible for their products and applicatio using TI components. To minimize the risks associated with customer products and applicatio, customers should provide adequate design and operating safeguards. TI does not warrant or represent that any licee, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third party products or services does not cotitute a licee from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a licee from a third party under the patents or other intellectual property of the third party, or a licee from TI under the patents or other intellectual property of TI. Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditio, limitatio, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not respoible or liable for such altered documentation. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not respoible or liable for any such statements. Mailing Address: Texas Itruments Post Office Box 60 Dallas, Texas 726 Copyright 2002, Texas Itruments Incorporated