SN54AHCT132, SN74AHCT132 QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS

Similar documents
SN54AHCT174, SN74AHCT174 HEX D-TYPE FLIP-FLOPS WITH CLEAR

PRODUCT PREVIEW SN54AHCT257, SN74AHCT257 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS. description

SN54ACT00, SN74ACT00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SN54ACT241, SN74ACT241 OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

74AC11373 OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SN54AHCT174, SN74AHCT174 HEX D-TYPE FLIP-FLOPS WITH CLEAR

SN54ACT16373, 74ACT BIT D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

SN54HCT373, SN74HCT373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

54AC16245, 74AC BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

54ACT11109, 74ACT11109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET


54AC11241, 74AC11241 OCTAL BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS

54ACT11020, 74ACT11020 DUAL 4-INPUT POSITIVE-NAND GATES

SN54HC132, SN74HC132 QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS

SN54LVC14A, SN74LVC14A HEX SCHMITT-TRIGGER INVERTERS

74ACT11652 OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS

SN74ALVCH V 20-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

SN54HC175, SN74HC175 QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

SN54HC373, SN74HC373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SN54HC245, SN74HC245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SN54HC365, SN74HC365 HEX BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

SN54HC00, SN74HC00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

74ACT11374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SN54ALS873B, SN54AS873A, SN74ALS873B, SN74AS873A DUAL 4-BIT D-TYPE LATCHES WITH 3-STATE OUTPUTS SDAS036D APRIL 1982 REVISED AUGUST 1995

SN54AHC123A, SN74AHC123A DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATORS

SN54ALS244C, SN54AS244A, SN74ALS244C, SN74AS244A OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

SN54ALS86, SN54AS86A, SN74ALS86, SN74AS86A QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

SN54HC373, SN74HC373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCLS140B DECEMBER 1982 REVISED MAY 1997

SN54AS825A, SN74AS825A 8-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS SDAS020B JUNE 1984 REVISED AUGUST 1995

SN54ALS74A, SN54AS74A, SN74ALS74A, SN74AS74A DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

SN74ALVCH BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

SN54ALS08, SN54AS08, SN74ALS08, SN74AS08 QUADRUPLE 2-INPUT POSITIVE-AND GATES

SN54AHCT273, SN74AHCT273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR

SN54HC377, SN74HC377 OCTAL D-TYPE FLIP-FLOPS WITH CLOCK ENABLE

SN54HC573A, SN74HC573A OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCLS147B DECEMBER 1982 REVISED MAY 1997

SN54ALS563B, SN74ALS563B OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

SN54ALS873B, SN54AS873A, SN74ALS873B, SN74AS873A DUAL 4-BIT D-TYPE LATCHES WITH 3-STATE OUTPUTS SDAS036D APRIL 1982 REVISED AUGUST 1995

ORDERING INFORMATION PACKAGE SOT (SC-70) DCK

SN54HC04, SN74HC04 HEX INVERTERS

SN54ALS00A, SN54AS00, SN74ALS00A, SN74AS00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

description V CC 2CLR 2D 2CLK 2PRE 2Q 2Q 1CLR 1D 1CLK 1PRE 1Q 1Q GND 2CLR 1CLR 1CLK NC 1PRE NC 1Q 2CLK 2PRE GND

SN74LVC1G06 SINGLE INVERTER BUFFER/DRIVER WITH OPEN-DRAIN OUTPUT

SN74ALVCHR BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SN74AHC1G04 SINGLE INVERTER GATE

SN74ACT STROBED FIRST-IN, FIRST-OUT MEMORY

74AC11873 DUAL 4-BIT D-TYPE LATCH WITH 3-STATE OUTPUTS SCAS095 JANUARY 1990 REVISED APRIL 1993

ORDERING INFORMATION PACKAGE

SN54AHC573, SN74AHC573 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

CDC337 CLOCK DRIVER WITH 3-STATE OUTPUTS


SN5407, SN5417, SN7407, SN7417 HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

54AC11533, 74AC11533 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

SN5407, SN5417, SN7407, SN7417 HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS SDLS032A DECEMBER 1983 REVISED NOVEMBER 1997

SN54221, SN54LS221, SN74221, SN74LS221 DUAL MONOSTABLE MULTIVIBRATORS WITH SCHMITT-TRIGGER INPUTS

SN54ABTE16245, SN74ABTE BIT INCIDENT-WAVE SWITCHING BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

CDC391 1-LINE TO 6-LINE CLOCK DRIVER WITH SELECTABLE POLARITY AND 3-STATE OUTPUTS

SN54ALS688, SN74ALS688 8-BIT IDENTITY COMPARATORS

SN54LV174A, SN74LV174A HEX D-TYPE FLIP-FLOPS WITH CLEAR

SN54ABTE16245, SN74ABTE BIT INCIDENT-WAVE SWITCHING BUS TRANSCEIVERS WITH 3-STATE OUTPUTS SCBS226F JULY 1993 REVISED AUGUST 1996

MC3487 QUADRUPLE DIFFERENTIAL LINE DRIVER

CD74HCT4514, CD74HCT LINE TO 16-LINE DECODERS/DEMULTIPLEXERS WITH INPUT LATCHES

SN54AHCT74, SN74AHCT74 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

SN54ALS244C, SN54AS244A, SN74ALS244C, SN74AS244A OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

SN54HC191, SN74HC191 4-BIT SYNCHRONOUS UP/DOWN BINARY COUNTERS

SN74S ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY WITH 3-STATE OUTPUTS

ORDERING INFORMATION PACKAGE

SN QUADRUPLE HALF-H DRIVER

ORDERING INFORMATION PACKAGE

SN54LS373, SN54LS374, SN54S373, SN54S374, SN74LS373, SN74LS374, SN74S373, SN74S374 OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

ua9637ac DUAL DIFFERENTIAL LINE RECEIVER

AM26LS31 QUADRUPLE DIFFERENTIAL LINE DRIVER

PCA8550 NONVOLATILE 5-BIT REGISTER WITH I 2 C INTERFACE

SN74FB2033A 8-BIT TTL/BTL REGISTERED TRANSCEIVER

SN75C1406 TRIPLE LOW-POWER DRIVERS/RECEIVERS

SN75158 DUAL DIFFERENTIAL LINE DRIVER

ORDERING INFORMATION PACKAGE

EN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at ore.hu.

SN55451B, SN55452B, SN55453B, SN55454B SN75451B, SN75452B, SN75453B, SN75454B DUAL PERIPHERAL DRIVERS

MAX232, MAX232I DUAL EIA-232 DRIVER/RECEIVER

CDC LINE TO 10-LINE CLOCK DRIVER WITH 3-STATE OUTPUTS SCAS442B FEBRUARY 1994 REVISED NOVEMBER 1995

MC3486 QUADRUPLE DIFFERENTIAL LINE RECEIVER WITH 3-STATE OUTPUTS

CD54AC74, CD74AC74 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

LM139, LM139A, LM239, LM239A, LM339, LM339A, LM339Y, LM2901 QUAD DIFFERENTIAL COMPARATORS

1OE 3B V GND ORDERING INFORMATION. TOP-SIDE MARKING QFN RGY Tape and reel SN74CBTLV3126RGYR CL126 PACKAGE

SN75150 DUAL LINE DRIVER

SN54LS245, SN74LS245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SN54F74, SN74F74 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

SN75174 QUADRUPLE DIFFERENTIAL LINE DRIVER

SN54ALS273, SN74ALS273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR

SN54LS06, SN74LS06, SN74LS16 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

SN5404, SN54LS04, SN54S04, SN7404, SN74LS04, SN74S04 HEX INVERTERS

TL598 PULSE-WIDTH-MODULATION CONTROL CIRCUITS

SN55115, SN75115 DUAL DIFFERENTIAL RECEIVERS

description 1G 1A1 2Y4 1A2 2Y3 1A3 2Y2 1A4 2Y1 GND V CC 2G/2G 1Y1 2A4 1Y2 2A3 1Y3 2A2 1Y4 2A1 1Y1 2A4 1Y2 2A3 1Y3 1A2 2Y3 1A3 2Y2 1A4 2A2 2G/2G 2Y1

SN54HC590A, SN74HC590A 8-BIT BINARY COUNTERS WITH 3-STATE OUTPUT REGISTERS SCLS039C DECEMBER 1982 REVISED MAY 1997

CD54AC74, CD74AC74 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

SN75C185 LOW-POWER MULTIPLE DRIVERS AND RECEIVERS

SN54GTL16612, SN74GTL BIT LVTTL-TO-GTL/GTL+ UNIVERSAL BUS TRANSCEIVERS

SN5414, SN54LS14, SN7414, SN74LS14 HEX SCHMITT-TRIGGER INVERTERS

SN54ALS273, SN74ALS273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR SDAS218A APRIL 1982 REVISED DECEMBER 1994

Transcription:

Inputs Are TTL-oltage Compatible EPIC (Enhanced-Performance Implanted CMOS) Process Operation From ery Slow Input Traitio Temperature-Compeated Threshold Levels High Noise Immunity Same Pinouts as AHCT00 Latch-Up Performance Exceeds 20 ma Per JESD 17 ESD Protection Exceeds 2000 Per MIL-STD-88, Method 01; Exceeds 200 Using Machine Model (C = 200 pf, R = 0) Package Optio Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin ery Small-Outline (DG), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) DIPs SN4AHCT12...J OR W PACKAGE SN74AHCT12... D, DB, DG, N, OR PW PACKAGE (TOP IEW) SN4AHCT12... FK PACKAGE (TOP IEW) 1Y 2A 2B 1A 1B 1Y 2A 2B 2Y 1 2 4 6 7 1B 1A 14 1 12 11 10 9 8 CC 4B CC 4B 4A 4Y B A Y 4 2 1 20 19 18 6 7 8 17 16 1 14 91011121 4A 4Y B description The AHCT12 devices are quadruple No internal connection positive-nand gates. These devices perform the Boolean function Y = A B or Y = A + B in positive logic. Each circuit functio as a NAND gate, but because of the Schmitt action, it has different input threshold levels for positive- and negative-going signals. These circuits are temperature compeated and can be triggered from the slowest of input ramps and still give clean jitter-free output signals. The SN4AHCT12 is characterized for operation over the full military temperature range of C to 12 C. The SN74AHCT12 is characterized for operation from 40 C to 8 C. FUTION TABLE (each gate) INPUTS OUTPUT A B Y H H L L X H X L H 2Y Y A Please be aware that an important notice concerning availability, standard warranty, and use in critical applicatio of Texas Itruments semiconductor products and disclaimers thereto appears at the end of this data sheet. EPIC is a trademark of Texas Itruments Incorporated. UNLESS OTHERWISE NOTED this document contai PRODUCTION DATA information current as of publication date. Products conform to specificatio per the terms of Texas Itruments standard warranty. Production processing does not necessarily include testing of all parameters. POST OFFICE BOX 60 DALLAS, TEXAS 726 Copyright 1998, Texas Itruments Incorporated 1

logic symbol 1 1A 2 1B 2A 2B A B 4A 4B 4 9 10 12 1 & 6 8 11 1Y 2Y Y 4Y This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, DG, J, N, PW, and W packages. logic diagram (positive logic) A Y B absolute maximum ratings over operating free-air temperature range Supply voltage range, CC.......................................................... 0. to 7 Input voltage range, I (see Note 1)................................................... 0. to 7 voltage range, O (see Note 1)......................................... 0. to CC + 0. Input clamp current, I IK ( I < 0)............................................................ 20 ma clamp current, I OK ( O < 0 or O > CC )............................................ ±20 ma Continuous output current, I O ( O = 0 to CC ).............................................. ±2 ma Continuous current through CC or................................................... ±0 ma Package thermal impedance, θ JA (see Note 2): D package.................................. 127 C/W DB package................................. 18 C/W DG package............................... 182 C/W N package................................... 78 C/W PW package................................ 170 C/W Storage temperature range, T stg.................................................... 6 C to 10 C Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditio beyond those indicated under recommended operating conditio is not implied. Exposure to absolute-maximum-rated conditio for extended periods may affect device reliability. NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed. 2. The package thermal impedance is calculated in accordance with JESD 1, except for through-hole packages, which use a trace length of zero. 2 POST OFFICE BOX 60 DALLAS, TEXAS 726

recommended operating conditio (see Note ) SN4AHCT12 SN74AHCT12 MIN MAX MIN MAX CC Supply voltage 4.. 4.. IH High-level input voltage 2 2 IL Low-level input voltage 0.8 0.8 I Input voltage 0. 0. O voltage 0 CC 0 CC IOH High-level output current 8 8 ma IOL Low-level output current 8 8 ma TA Operating free-air temperature 12 40 8 C NOTE : All unused inputs of the device must be held at CC or to eure proper device operation. Refer to the TI application report, Implicatio of Slow or Floating CMOS Inputs, literature number SCBA004. electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) PARAMETER TEST CONDITIONS CC TA = 2 C SN4AHCT12 SN74AHCT12 MIN TYP MAX MIN MAX MIN MAX T+ 4. 1.9 1.9 1.9 Positive-going input threshold voltage. 2.1 2.1 2.1 T Negative-goinggoing 4. 0. 0. 0. input threshold voltage. 0.6 0.6 0.6 TT 4. 0. 1.4 0. 1.4 0. 1.4 Hysteresis (T+ T ). 0. 1. 0. 1. 0. 1. IOH = 0 A IOH = 8 ma IOL = 0 A IOL = 8 ma 4 4. 4 4. 4.4 4. 4.4 4.4.94.8.8 0.1 0.1 0.1 0.6 0. 0.44 II I = CC or. ±0.1 ±1 ±1 A ICC I = CC or, IO = 0. 2 20 20 A ICC One input at.4, Other inputs at CC or. 1. 1. 1. ma Ci I = CC or 2 10 10 pf This is the increase in supply current for each input at one of the specified TTL voltage levels rather than 0 or CC. switching characteristics over recommended operating free-air temperature range, CC = ± 0. (unless otherwise noted) (see Figure 1) PARAMETER FROM TO LOAD (INPUT) (OUTPUT) CAPACITAE * * AorB Y CL =1pF AorB Y CL =0pF * On products compliant to MIL-PRF-8, this parameter is not production tested. SN4AHCT12 TA = 2 C MIN TYP MAX MIN MAX. 8 1 9 4. 6 1 7 6. 9 1 10. 7 1 8 PRODUCT PREIEW information concer products in the formative or design phase of development. Characteristic data and other specificatio are design goals. Texas Itruments reserves the right to change or discontinue these products without notice. POST OFFICE BOX 60 DALLAS, TEXAS 726

switching characteristics over recommended operating free-air temperature range, CC = ± 0. (unless otherwise noted) (see Figure 1) PARAMETER FROM TO LOAD (INPUT) (OUTPUT) CAPACITAE SN74AHCT12 TA = 2 C MIN MIN TYP MAX MAX AorB Y CL =1pF. 8 1 9 4. 6 1 7 AorB Y CL =0pF 6. 9 1 10. 7 1 8 noise characteristics, CC =, C L = 0 pf, T A = 2 C (see Note 4) PARAMETER SN74AHCT12 MIN TYP MAX (P) Quiet output, maximum dynamic 0. 0.8 () Quiet output, minimum dynamic 0.28 0.8 () Quiet output, minimum dynamic IH(D) High-level dynamic input voltage 2 IL(D) Low-level dynamic input voltage 0.8 NOTE 4: Characteristics are for surface-mount packages only. operating characteristics, CC =, T A = 2 C PARAMETER TEST CONDITIONS TYP Cpd Power dissipation capacitance No load, f = 1 MHz 1 pf 4 POST OFFICE BOX 60 DALLAS, TEXAS 726

PARAMETER MEASUREMENT INFORMATION From Under Test CL (see Note A) Test Point From Under Test CL (see Note A) RL = 1 kω S1 CC Open TEST / tplz/tpzl tphz/tpzh Open Drain S1 Open CC CC LOAD CIRCUIT FOR TOTEM-POLE OUTPUTS LOAD CIRCUIT FOR -STATE AND OPEN-DRAIN OUTPUTS Input 1. tw TAGE WAEFORMS PULSE DURATION 1. 0 Timing Input Data Input tsu 1. th 1. 1. TAGE WAEFORMS SETUP AND HOLD TIMES 0 0 Input In-Phase Out-of-Phase 1. 1. 0% CC 0% CC 0% CC 0 0% CC TAGE WAEFORMS PROPAGATION DELAY TIMES INERTING AND NONINERTING OUTPUTS Control Waveform 1 S1 at CC (see Note B) Waveform 2 S1 at (see Note B) tpzl tpzh 1. tplz 0% CC tphz 0% CC 1. TAGE WAEFORMS ENABLE AND DISABLE TIMES LOW- AND HIGH-LEEL ENABLING 0 CC + 0. 0. 0 NOTES: A. CL includes probe and jig capacitance. B. Waveform 1 is for an output with internal conditio such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditio such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR 1 MHz, ZO = 0 Ω, tr, tf. D. The outputs are measured one at a time with one input traition per measurement. Figure 1. Load Circuit and oltage Waveforms POST OFFICE BOX 60 DALLAS, TEXAS 726

IMPORTANT NOTICE Texas Itruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditio of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability. TI warrants performance of its semiconductor products to the specificatio applicable at the time of sale in accordance with TI s standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEERE PROPERTY OR ENIRONMENTAL DAMAGE ( CRITICAL APPLICATIONS ). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. ILUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER S RISK. In order to minimize risks associated with the customer s applicatio, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. TI assumes no liability for applicatio assistance or customer product design. TI does not warrant or represent that any licee, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI s publication of information regarding any third party s products or services does not cotitute TI s approval, warranty or endorsement thereof. Copyright 1998, Texas Itruments Incorporated