TOSHIBA Bipolar Linear Integrated Circuit Silicon Monolithic TAR5S15U ~ TAR5S50U

Similar documents
TOSHIBA Bipolar Linear Integrated Circuit Silicon Monolithic TAR5SB15 ~ TAR5SB50

TOSHIBA CMOS Linear Integrated Circuit Silicon Monolithic TCR5SB15 ~ TCR5SB ma CMOS Low-Dropout Regulators (Point Regulators)

TOSHIBA CMOS Linear Integrated Circuit Silicon Monolithic TCR5SB15~TCR5SB ma CMOS Low-Dropout Regulators (Point Regulators)

Ultra low quiescent current, Fast Load Transient 300 ma CMOS Low Drop-Out Regulator in ultra small package

TOSHIBA Bipolar Linear Integrated Circuit Silicon Monolithic TAR5S15U~TAR5S50U

TCR2EN series. TCR2EN series. 200 ma CMOS Low Drop-Out Regulator in ultra small package. Features

TA75W01FU TA75W01FU. Dual Operational Amplifier. Features Pin Connection (Top View)

TCK106AF, TCK107AF, TCK108AF

TC75S55F, TC75S55FU, TC75S55FE

3A, 8 mω Ultra Low On resistance Load Switch IC with Reverse Current Blocking and Thermal Shutdown function

TA78L005AP,TA78L006AP,TA78L007AP,TA78L075AP,TA78L008AP, TA78L009AP,TA78L010AP,TA78L012AP,TA78L132AP, TA78L015AP,TA78L018AP,TA78L020AP,TA78L024AP

TC75S56F, TC75S56FU, TC75S56FE

TC4069UBP, TC4069UBF, TC4069UBFT

TC7W04FU, TC7W04FK TC7W04FU/FK. 3 Inverters. Features. Marking TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

TOSHIBA Field Effect Transistor Silicon N Channel MOS Type 2SK1829

TCK104G, TCK105G. Load Switch IC with Current Limit function TCK104G,TCK105G. Feature

TC7SB3157CFU TC7SB3157CFU. 1. Functional Description. 2. General. 3. Features. 4. Packaging and Pin Assignment. 5. Marking Rev.4.

TC7W00FU, TC7W00FK TC7W00FU/FK. Dual 2-Input NAND Gate. Features. Marking. Pin Assignment (top view)

LDO Regulators Glossary

TC75W57FU, TC75W57FK

TOSHIBA Field Effect Transistor Silicon N Channel Junction Type 2SK mw

TC4001BP, TC4001BF, TC4001BFT

TOSHIBA Transistor Silicon NPN Epitaxial Type (PCT process) 2SC2240

TOSHIBA Transistor Silicon NPN Epitaxial Type (PCT process) 2SC4213

TC74AC04P, TC74AC04F, TC74AC04FT

TOSHIBA Field Effect Transistor Silicon N Channel MOS Type 2SK2009

TC74VHC08F, TC74VHC08FT, TC74VHC08FK

TOSHIBA Field Effect Transistor Silicon N Channel MOS Type 2SK302

TA78L05F,TA78L06F,TA78L07F,TA78L08F,TA78L09F,TA78L10F, TA78L12F,TA78L15F,TA78L18F,TA78L20F,TA78L24F

TOSHIBA Field Effect Transistor Silicon P Channel MOS Type 2SJ200

TC7MBL3245AFT, TC7MBL3245AFK

TOSHIBA Schottky Barrier Rectifier Schottky Barrier Type CMS (Note 1)

TC4011BP,TC4011BF,TC4011BFN,TC4011BFT

TOSHIBA Schottky Barrier Diode CRS12

HN1B01F HN1B01F. Audio-Frequency General-Purpose Amplifier Applications Q1: Q2: Marking. Q1 Absolute Maximum Ratings (Ta = 25 C)

TOSHIBA Schottky Barrier Diode CMS14

TOSHIBA Schottky Barrier Diode CMS14

RN4987 RN4987. Switching, Inverter Circuit, Interface Circuit and Driver Circuit Applications. Equivalent Circuit and Bias Resister Values

TOSHIBA Schottky Barrier Rectifier Schottky Barrier Type CRS (50 Hz) 22 (60 Hz)

TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC7S14F, TC7S14FU

TOSHIBA Field Effect Transistor Silicon N-Channel Dual Gate MOS Type 3SK292

TOSHIBA INSULATED GATE BIPOLAR TRANSISTOR SILICON N CHANNEL IGBT GT30J322

TC74HC00AP,TC74HC00AF,TC74HC00AFN

TOSHIBA Field Effect Transistor Silicon N-Channel Dual Gate MOS Type 3SK294

TC7SBL66CFU, TC7SBL384CFU

TOSHIBA Transistor Silicon NPN Epitaxial Planar Type 2SC5086. Characteristics Symbol Test Condition Min Typ. Max Unit

TOSHIBA Schottky Barrier Rectifier Schottky Barrier Type CMS (Ta = 34 C) 2.0 (Tl = 119 C) JEDEC Storage temperature T stg 40~150 C

TC7S04FU. Inverter. Features. Absolute Maximum Ratings (Ta = 25 C) TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

TC7WH00FU, TC7WH00FK

TOSHIBA Fast Recovery Diode Silicon Diffused Type CMF01

TC4584BP, TC4584BF TC4584BP/BF. TC4584B Hex Schmitt Trigger. Pin Assignment. Logic Diagram. Input/Output Voltage Characteristic

HN1B04FU HN1B04FU. Audio Frequency General Purpose Amplifier Applications. Marking. Q1 Absolute Maximum Ratings (Ta = 25 C)

TOSHIBA Field Effect Transistor Silicon N Channel Junction Type 2SK211. Characteristics Symbol Test Condition Min Typ. Max Unit

TCK401G, TCK402G TCK401G, TCK402G. External FET Driver IC. Top marking (Top view) TOSHIBA CMOS Linear Integrated Circuit Silicon Monolithic.

SSM3K35CTC SSM3K35CTC. 1. Applications. 2. Features. 3. Packaging and Pin Assignment Rev.3.0. Silicon N-Channel MOS

TOSHIBA Transistor Silicon NPN Epitaxial Planar Type (PCT process) 2SC2714

TC74VCX08FT, TC74VCX08FK

TOSHIBA Schottky Barrier Rectifier Schottky Barrier Type CMS04. Junction temperature T j 40~125 C JEITA

SSM3J118TU SSM3J118TU. High-Speed Switching Applications. Absolute Maximum Ratings (Ta = 25 C) Electrical Characteristics (Ta = 25 C)

TOSHIBA Schottky Barrier Rectifier Schottky Barrier Type CRS03

TOSHIBA Transistor Silicon PNP Epitaxial Type 2SA2065

TC7USB40FT TC7USB40FT. 1. Functional Description. 2. General. 3. Features. 4. Packaging and Pin Assignment Rev.2.0. Dual SPDT USB Switch

SSM3K339R SSM3K339R. 1. Applications. 2. Features. 3. Packaging and Pin Assignment Rev.1.0. Silicon N-Channel MOS

TOSHIBA Schottky Barrier Rectifier Schottky Barrier Type CMS05

(Note 1), (Note 2) (Note 1) (Note 1) (Silicon limit) (T c = 25 ) (t = 1 ms) (t = 10 s) (t = 10 s) (Note 3) (Note 4) (Note 5)

TA78M05F,TA78M06F,TA78M08F,TA78M09F,TA78M10F TA78M12F,TA78M15F,TA78M18F,TA78M20F,TA78M24F

4. Absolute Maximum Ratings (Note) (Unless otherwise specified, T a = 25 ) Symbol V RRM I F(DC) I FP. I 2 t. T j T stg TOR

TA58M05F,TA58M06F,TA58M08F,TA58M09F TA58M10F,TA58M12F,TA58M15F

TOSHIBA Schottky Barrier Rectifier Schottky Barrier Type CRS08

SSM3J356R SSM3J356R. 1. Applications. 2. Features. 3. Packaging and Pin Assignment Rev.3.0. Silicon P-Channel MOS (U-MOS )

Power Efficiency Optimization and Application Circuits Using Dual-power-supply LDO Regulators

SSM6J507NU SSM6J507NU. 1. Applications. 2. Features. 3. Packaging and Pin Assignment Rev Toshiba Corporation

TC74HC14AP,TC74HC14AF

SSM6N55NU SSM6N55NU. 1. Applications. 2. Features. 3. Packaging and Pin Configuration Rev.2.0. Silicon N-Channel MOS

TCK2291xG. 2A Load Switch IC with True Reverse Current Blocking. TCK2291xG. Feature

TC4093BP, TC4093BF TC4093BP/BF. TC4093B Quad 2-Input NAND Schmitt Triggers. Pin Assignment. Logic Diagram

TC74LCX08F, TC74LCX08FT, TC74LCX08FK

TOSHIBA Field Effect Transistor Silicon P Channel MOS Type SSM3J01T. A Pulse. 3.4 (Note 2) 1250 mw

74LCX04FT 74LCX04FT. 1. Functional Description. 2. General. 3. Features. 4. Packaging Rev Toshiba Corporation

RN2101MFV, RN2102MFV, RN2103MFV RN2104MFV, RN2105MFV, RN2106MFV

TOSHIBA Transistor Silicon NPN Epitaxial Type (PCT Process) RN1110MFV,RN1111MFV

SSM3K341R SSM3K341R. 1. Applications. 2. Features. 3. Packaging and Pin Assignment Rev.5.0. Silicon N-channel MOS (U-MOS -H)

TLP3543 TLP Applications. 2. General. 3. Features. 4. Packaging and Pin Assignment Rev.3.0. Start of commercial production

TOSHIBA Field Effect Transistor Silicon N Channel MOS Type SSM3K17FU

TLP206A TLP206A. Measurement Instrument Data Acquisition Programmable Control. Pin Configuration (top view) Internal Circuit

TOSHIBA Transistor Silicon NPN Epitaxial Type 2SC3225. JEITA Storage temperature range T stg 55 to 150 C

TOSHIBA Field Effect Transistor Silicon N Channel MOS Type SSM3K16FU

TPW1R005PL TPW1R005PL. 1. Applications. 2. Features. 3. Packaging and Internal Circuit Rev Toshiba Corporation

Toshiba Intelligent Power Device Silicon Monolithic Power MOS Integrated Circuit TPD1036F

TOSHIBA Transistor Silicon NPN Triple Diffused Type 2SC5548A

TOSHIBA Transistor Silicon PNP Epitaxial Type 2SA2060

TCR13AGADJ TCR13AGADJ. 1.3 A CMOS Ultra Low Dropout Regulator. Features. Notice TOSHIBA CMOS Linear Integrated Circuit Silicon Monolithic

TOSHIBA Transistor Silicon NPN Epitaxial Type (PCT process) 2SC3303. TOSHIBA 2-7J1A temperature/current/voltage and the significant change in

TOSHIBA Field Effect Transistor Silicon N Channel MOS Type (L 2 -π-mos V) 2SK2963

TOSHIBA Transistor Silicon PNP Epitaxial Type (PCT process) 2SA1244

TC7SB66CFU, TC7SB67CFU

TOSHIBA Transistor Silicon NPN Epitaxial Type (PCT Process) 2SC3328. JEITA Storage temperature range T stg 55 to 150 C

TLP206A TLP206A. Measurement Instrument Data Acquisition Programmable Control. Pin Configuration (top view) Internal Circuit

TC7USB3212WBG TC7USB3212WBG. 1. Functional Description. 2. General. 3. Features. 4. Packaging and Pin Assignment (Top View) 4.1.

SSM3K357R SSM3K357R. 1. Applications. 2. Features. 3. Packaging and Pin Assignment Rev.2.0. Silicon N-Channel MOS.

Transcription:

TOSHIBA Bipolar Linear Integrated Circuit Silicon Monolithic TARSU ~ TARSU Point Regulators (Low-Dropout Regulators) The TARSxxU Series consists of general-purpose bipolar LDO regulators with an on/off control pin and features overtemperature and overcurrent protection circuits. Features Low standby current Overtemperature and overcurrent protections Wide operating voltage range High maximum output current Low input-to-output voltage differential Small package (UFV package similar to SOT-) Allows use of ceramic capacitors as the input and output capacitors. Weight:.7 g (typ.) SON-P--. (UFV) Pin Assignment (Top View) V IN V OUT CONTROL GND NOISE The overtemperature and overcurrent protection features are not intended to guarantee correct operation below the absolute maximum ratings. Do not use the TARSxxU under conditions where the absolute maximum ratings may be exceeded. Start of commercial production -8 --

List of Part Numbers and Markings Part No. Marking Part No. Marking Part Marking Example: TARSU (.-V output) TARSU V TARSU V TARSU V TARSU V TARS7U V7 TARSU V TARS8U V8 TARSU V TARS9U V9 TARS7U V7 TARSU V TARS8U V8 TARSU V TARS9U V9 TARSU V TARSU V TARSU V TARSU V TARSU V TARSU V TARSU V TARSU V TARSU V TARSU V TARS7U V7 TARSU V TARS8U V8 TARSU V TARS9U V9 TARS7U V7 TARSU V TARS8U V8 TARSU V TARS9U V9 TARSU V TARSU V V Absolute Maximum Ratings (Ta = C) Characteristics Symbol Rating Unit Supply Voltage V IN V Output Current I OUT ma Power Dissipation P D (Note ) mw Operation Temp. Range T opr to 8 C Storage Temp. Range T stg to C Note: Using continuously under heavy loads (e.g. the application of high temperature/current/voltage and the significant change in temperature, etc.) may cause this product to decrease in the reliability significantly even if the operating conditions (i.e. operating temperature/current/voltage, etc.) are within the absolute maximum ratings and the operating ranges. Please design the appropriate reliability upon reviewing the Toshiba Semiconductor Reliability Handbook ( Handling Precautions / Derating Concept and Methods ) and individual reliability data (i.e. reliability test report and estimated failure rate, etc). Note : Mounted on a glass epoxy circuit board of mm mm; Pad dimension of mm --

TARSU~TARSU Electrical Characteristic (unless otherwise specified, V IN = V OUT + V, I OUT = ma, C IN = μf, C OUT = μf, C NOISE =. μf, T j = C) Characteristics Symbol Test Condition Min Typ. Max Unit Output voltage V OUT Please refer to the Output Voltage Accuracy table. Line regulation Reg line V OUT + V V IN V, I OUT = ma mv Load regulation Reg load ma I OUT ma 7 mv Quiescent current I B I OUT = ma 7 μa I B I OUT = ma 8 Standby current I B (OFF) V CT = V. μa Output noise voltage V NO V IN = V OUT + V, I OUT = ma, Hz f khz, μv rms C NOISE =. μf, Ta = C Temperature coefficient T CVO C T opr 8 C ppm/ C Input voltage V IN. V Ripple rejection R.R. V IN = V OUT + V, I OUT = ma, C NOISE =. μf, f = khz, 7 db V Ripple = mv p-p, Ta = C Control voltage (ON) V CT (ON). V IN V Control voltage (OFF) V CT (OFF). V Control current (ON) I CT (ON) V CT =. V μa Control current (OFF) I CT (OFF) V CT = V. μa TARSU~TARSU Electrical Characteristic (unless otherwise specified, V IN = V OUT + V, I OUT = ma, C IN = μf, C OUT = μf, C NOISE =. μf, T j = C) Characteristics Symbol Test Condition Min Typ. Max Unit Output voltage V OUT Please refer to the Output Voltage Accuracy table. Line regulation Reg line V OUT + V V IN V, I OUT = ma mv Load regulation Reg load ma I OUT ma 7 mv Quiescent current I B I OUT = ma 7 μa I B I OUT = ma 8 Standby current I B (OFF) V CT = V. μa Output noise voltage V NO V IN = V OUT + V, I OUT = ma, Hz f khz, μv rms C NOISE =. μf, Ta = C Dropout volatge V IN V OUT I OUT = ma mv Temperature coefficient T CVO C T opr 8 C ppm/ C Input voltage V IN V OUT +. V V Ripple rejection R.R. V IN = V OUT + V, I OUT = ma, C NOISE =. μf, f = khz, 7 db V Ripple = mv p-p, Ta = C Control voltage (ON) V CT (ON). V IN V Control voltage (OFF) V CT (OFF). V Control current (ON) I CT (ON) V CT =. V μa Control current (OFF) I CT (OFF) V CT = V. μa --

Output Voltage Accuracy (V IN = V OUT + V, I OUT = ma, C IN = μf, C OUT = μf, C NOISE =. μf, T j = C) Part No. Symbol Min Typ. Max Unit TARSU... TARSU... TARS7U..7.7 TARS8U.7.8.8 TARS9U.8.9.9 TARSU.9.. TARSU... TARSU... TARSU... TARSU... TARSU...7 TARSU...7 TARS7U..7.77 TARS8U.7.8.87 TARS9U.8.9.97 TARSU.9..8 TARSU...8 TARSU V OUT...8 TARSU...9 TARSU...9 TARSU...9 TARSU...9 TARS7U..7.8 TARS8U.7.8.9 TARS9U.8.9. TARSU.9.. TARSU.99.. TARSU.9.. TARSU.9.. TARSU.9.. TARSU.8.. TARSU.8..7 TARS7U.8.7.8 TARS8U.8.8.9 TARS9U.77.9. TARSU.87.. V --

Application Notes. Recommended Application Circuit V IN V OUT μf μf CONTROL HIGH Operation ON. μf CONTROL GND NOISE LOW OFF A noise-damping capacitor should be connected between the NOISE pin and GND for stable operation. The recommended value is higher than.7 μf. The above figure shows the recommended application circuit for the TARSxxU. Capacitors should be connected to V IN and V OUT for input/output stabilization. If on/off control is not required, it is recommended to connect the CONTROL pin (pin ) to V CC.. Power Dissipation The power dissipation rating ( mw) is measured on a board shown below. More power can be safely dissipated by reducing the input voltage, output current and/or ambient temperature. It is recommended to use the TARSxxU at 7% to 8% of the absolute maximum power dissipation. Thermal Resistance Evaluation Board V IN V OUT C IN C OUT CONTROL GND NOISE C NOISE Material: Glass epoxy Dimensions: mm mm Copper pad area: mm, t =.8 mm --

. Ripple Rejection The TARSxxU feature a good power supply ripple rejection and input transient response, making them an ideal solution for the RF block of cell phones. 8 Ripple Rejection f TARS8U Input Transient Response 7 Ripple rejection (db) VIN =. V, CNOISE =. μf, CIN = μf, VRipple = mvp p, IOUT = ma, Ta = C k k k k Frequency f (Hz) μf. μf μf Input voltage. V. V.8 V Output voltage Ta = C, CIN = μf, COUT = μf, CNOISE =. μf, VIN:. V. V, IOUT = ma 7 8 9 Time t (ms). NOISE Pin The TARSxxU have a pin named NOISE. To reduce the output noise and ensure stable operation, a capacitor should be inserted between the NOISE pin and GND. The capacitance value should be at least.7 μf. The output voltage rise time varies with the value of the capacitor connected to the NOISE pin. Output noise voltage VN (μv) C NOISE V N CIN = μf, COUT = μf, IOUT = ma, Ta = C TARS TARS TARS. μ. μ. μ. μ NOISE capacitance CNOISE (F) Control voltage VCT (ON) (V) Output voltage VOUT (V) Turn On Waveform Control voltage waveform CNOISE =. μf Output voltage waveform μf. μf. μf CIN = μf, COUT = μf, IOUT = ma, Ta = C 7 8 9 Time t (ms) --

. Examples of Performance Curves When Ceramic Capacitors Are Used The stable operating area (SOA) is an area where the output voltage does not go into oscillation. The following figures represent the SOA obtained using an evaluation circuit shown below. The SOA is determined by the equivalent series resistance (ESR) of the output capacitor and the output current. The TARSxxU provide stable operation even when a ceramic capacitor is used as the output capacitor. If the ripple frequency is khz or greater, the ripple rejection characteristics differ, depending on the type of the output capacitor (ceramic or tantalum) as shown by the bottom figure on this page. It is recommended to verify that TARSxxU operate properly under the intended conditions of use. Examples of Safe Operating Area Characteristics (TARSU) Stable Operating Area (TARSU) Stable Operating Area Equivalent series resistance ESR (Ω). Stable Operating Area @VIN =. V, CNOISE =. μf, CIN = μf, COUT = μf to μf, Ta = C Equivalent series resistance ESR (Ω). Stable Operating Area @VIN =. V, CNOISE =. μf, CIN = μf, COUT = μf to μf, Ta = C. 8. 8 Output current I OUT (ma) (TARS8U) Stable Operating Area Circuit for Stable Operating Area Evaluation Equivalent series resistance ESR (Ω) Stable Operating Area. @VIN =.8 V, CNOISE =. μf, CIN = μf, COUT = μf to μf, Ta = C. 8 V IN = V OUT + V C IN Ceramic CONTROL C NOISE =. μf TARS**U GND ESR C OUT Ceramic Capacitors used for evaluation C IN : Murata GRMBK C OUT : Murata GRMBK / GRMBK R OUT Ripple Rejection Characteristic (f = khz to khz) Ripple rejection (db) 7 (TARSU) Ripple Rejection f Ceramic μf Tantalum μf Ceramic. μf Ceramic μf Tantalum. μf Tantalum μf @VIN =. V, CNOISE =. μf, CIN = μf, VRipple = mvp-p, IOUT = ma, Ta = C k k k k Frequency f (Hz) 7 --

(TARSU) I OUT V OUT. VIN =. V, CIN = μf, COUT = μf, CNOISE =. μf, Pulse width = ms (TARS8U) I OUT V OUT.9 VIN =.8 V, CIN = μf, COUT = μf, CNOISE =. μf, Pulse width = ms. Ta = 8 C.8 Ta = 8 C..7 (TARSU) I OUT V OUT. VIN =. V, CIN = μf, COUT = μf, CNOISE =. μf, Pulse width = ms (TARSU) I OUT V OUT. VIN =. V, CIN = μf, COUT = μf, CNOISE =. μf, Pulse width = ms. Ta = 8 C. Ta = 8 C.9. (TARSU) I OUT V OUT. VIN =. V, CIN = μf, COUT = μf, CNOISE =. μf, Pulse width = ms (TARSU) I OUT V OUT. VIN =. V, CIN = μf, COUT = μf, CNOISE =. μf, Pulse width = ms. Ta = 8 C. Ta = 8 C.. 8 --

(TARSU) I OUT V OUT. VIN =. V, CIN = μf, COUT = μf, CNOISE =. μf, Pulse width = ms (TARS7U) I OUT V OUT.8 VIN =.7 V, CIN = μf, COUT = μf, CNOISE =. μf, Pulse width = ms. Ta = 8 C.7 Ta = 8 C.. (TARS8U) I OUT V OUT.9 VIN =.8 V, CIN = μf, COUT = μf, CNOISE =. μf, Pulse width = ms (TARS9U) I OUT V OUT VIN =.9 V, CIN = μf, COUT = μf, CNOISE =. μf, Pulse width = ms.8 Ta = 8 C.9 Ta = 8 C.7.8 (TARSU) I OUT V OUT. VIN =. V, CIN = μf, COUT = μf, CNOISE =. μf, Pulse width = ms (TARSU) I OUT V OUT. VIN =. V, CIN = μf, COUT = μf, CNOISE =. μf, Pulse width = ms. Ta = 8 C. Ta = 8 C.9. 9 --

(TARSU) I OUT V OUT. VIN =. V, CIN = μf, COUT = μf, CNOISE =. μf, Pulse width = ms (TARSU) I OUT V OUT. VIN =. V, CIN = μf, COUT = μf, CNOISE =. μf, Pulse width = ms. Ta = 8 C. Ta = 8 C.. (TARSU) I OUT V OUT. VIN =. V, CIN = μf, COUT = μf, CNOISE =. μf, Pulse width = ms (TARSU) I OUT V OUT. VIN =. V, CIN = μf, COUT = μf, CNOISE =. μf, Pulse width = ms. Ta = 8 C. Ta = 8 C.. (TARS8U) I OUT V OUT.9 VIN =.8 V, CIN = μf, COUT = μf, CNOISE =. μf, Pulse width = ms (TARSU) I OUT V OUT. VIN =. V, CIN = μf, COUT = μf, CNOISE =. μf, Pulse width = ms.8 Ta = 8 C. Ta = 8 C.7.9 --

(TARSU) I B V IN CIN = μf, COUT = μf, CNOISE =. μf Pulse width = ms (TARS8U) I B V IN CIN = μf, COUT = μf, CNOISE =. μf Pulse width = ms IOUT = ma IOUT = ma (TARSU) I B V IN CIN = μf, COUT = μf, CNOISE =. μf Pulse width = ms (TARSU) I B V IN CIN = μf, COUT = μf, CNOISE =. μf Pulse width = ms IOUT = ma IOUT = ma (TARSU) I B V IN CIN = μf, COUT = μf, CNOISE =. μf Pulse width = ms (TARSU) I B V IN CIN = μf, COUT = μf, CNOISE =. μf Pulse width = ms IOUT = ma IOUT = ma --

(TARSU) I B V IN CIN = μf, COUT = μf, CNOISE =. μf Pulse width = ms (TARS7U) I B V IN CIN = μf, COUT = μf, CNOISE =. μf Pulse width = ms IOUT = ma IOUT = ma (TARS8U) I B V IN CIN = μf, COUT = μf, CNOISE =. μf Pulse width = ms (TARS9U) I B V IN CIN = μf, COUT = μf, CNOISE =. μf Pulse width = ms IOUT = ma IOUT = ma (TARSU) I B V IN CIN = μf, COUT = μf, CNOISE =. μf Pulse width = ms (TARSU) I B V IN CIN = μf, COUT = μf, CNOISE =. μf Pulse width = ms IOUT = ma IOUT = ma --

(TARSU) I B V IN CIN = μf, COUT = μf, CNOISE =. μf Pulse width = ms (TARSU) I B V IN CIN = μf, COUT = μf, CNOISE =. μf Pulse width = ms IOUT = ma IOUT = ma (TARSU) I B V IN CIN = μf, COUT = μf, CNOISE =. μf Pulse width = ms (TARSU) I B V IN CIN = μf, COUT = μf, CNOISE =. μf Pulse width = ms IOUT = ma IOUT = ma (TARS8U) I B V IN (TARSU) I B V IN CIN = μf, COUT = μf, CNOISE =. μf Pulse width = ms CIN = μf, COUT = μf, CNOISE =. μf Pulse width = ms IOUT = ma IOUT = ma --

(TARSU) V OUT V IN IOUT = ma, CIN = μf, COUT = μf, CNOISE =. μf, Pulse width = ms (TARS8U) V OUT V IN IOUT = ma, CIN = μf, COUT = μf, CNOISE =. μf, Pulse width = ms (TARSU) V OUT V IN IOUT = ma, CIN = μf, COUT = μf, CNOISE =. μf, Pulse width = ms (TARSU) V OUT V IN IOUT = ma, CIN = μf, COUT = μf, CNOISE =. μf, Pulse width = ms (TARSU) V OUT V IN IOUT = ma, CIN = μf, COUT = μf, CNOISE =. μf, Pulse width = ms (TARSU) V OUT V IN IOUT = ma, CIN = μf, COUT = μf, CNOISE =. μf, Pulse width = ms --

(TARSU) V OUT V IN IOUT = ma, CIN = μf, COUT = μf, CNOISE =. μf, Pulse width = ms (TARS7U) V OUT V IN IOUT = ma, CIN = μf, COUT = μf, CNOISE =. μf, Pulse width = ms (TARS8U) V OUT V IN IOUT = ma, CIN = μf, COUT = μf, CNOISE =. μf, Pulse width = ms (TARS9U) V OUT V IN IOUT = ma, CIN = μf, COUT = μf, CNOISE =. μf, Pulse width = ms (TARSU) V OUT V IN IOUT = ma, CIN = μf, COUT = μf, CNOISE =. μf, Pulse width = ms (TARSU) V OUT V IN IOUT = ma, CIN = μf, COUT = μf, CNOISE =. μf, Pulse width = ms --

(TARSU) V OUT V IN IOUT = ma, CIN = μf, COUT = μf, CNOISE =. μf, Pulse width = ms (TARSU) V OUT V IN IOUT = ma, CIN = μf, COUT = μf, CNOISE =. μf, Pulse width = ms (TARSU) V OUT V IN (TARSU) V OUT V IN IOUT = ma, CIN = μf, COUT = μf, CNOISE =. μf, Pulse width = ms IOUT = ma, CIN = μf, COUT = μf, CNOISE =. μf, Pulse width = ms (TARS8U) V OUT V IN (TARSU) V OUT V IN IOUT = ma, CIN = μf, COUT = μf, CNOISE =. μf, Pulse width = ms IOUT = ma, CIN = μf, COUT = μf, CNOISE =. μf, Pulse width = ms --

(TARSU). (TARS8U).9 VIN =. V, CIN = μf, COUT = μf, CNOISE =. μf, Pulse width = ms VIN =.8 V, CIN = μf, COUT = μf, CNOISE =. μf, Pulse width = ms... IOUT = ma.8.8.7 IOUT = ma. 7.7 7 (TARSU). (TARSU). VIN =. V, CIN = μf, COUT = μf, CNOISE =. μf, Pulse width = ms VIN =. V, CIN = μf, COUT = μf, CNOISE =. μf, Pulse width = ms...9 IOUT = ma... IOUT = ma.9 7. 7 (TARSU). (TARSU). VIN =. V, CIN = μf, COUT = μf, CNOISE =. μf, Pulse width = ms VIN =. V, CIN = μf, COUT = μf, CNOISE =. μf, Pulse width = ms... IOUT = ma... IOUT = ma. 7. 7 7 --

(TARSU). (TARS7U).8 VIN =. V, CIN = μf, COUT = μf, CNOISE =. μf, Pulse width = ms VIN =.7 V, CIN = μf, COUT = μf, CNOISE =. μf, Pulse width = ms... IOUT = ma.7.7. IOUT = ma. 7. 7 (TARS8U).9 (TARS9U). VIN =.8 V, CIN = μf, COUT = μf, CNOISE =. μf, Pulse width = ms VIN =.9 V, CIN = μf, COUT = μf, CNOISE =. μf, Pulse width = ms.8.8.7 IOUT = ma.9.9.8 IOUT = ma.7 7.8 7 (TARSU). (TARSU). VIN = V, CIN = μf, COUT = μf, CNOISE =. μf, Pulse width = ms VIN =. V, CIN = μf, COUT = μf, CNOISE =. μf, Pulse width = ms...9 IOUT = ma... IOUT = ma.9 7. 7 8 --

(TARSU). VIN =. V, CIN = μf, COUT = μf, CNOISE =. μf, Pulse width = ms (TARSU). VIN =. V, CIN = μf, COUT = μf, CNOISE =. μf, Pulse width = ms... IOUT = ma... IOUT = ma. 7. 7 (TARSU). VIN =. V, CIN = μf, COUT = μf, CNOISE =. μf, Pulse width = ms (TARSU). VIN =. V, CIN = μf, COUT = μf, CNOISE =. μf, Pulse width = ms... IOUT = ma... IOUT = ma. 7. 7 (TARS8U).9 VIN =.8 V, CIN = μf, COUT = μf, CNOISE =. μf, Pulse width = ms (TARSU). VIN = V, CIN = μf, COUT = μf, CNOISE =. μf, Pulse width = ms.8.8.7 IOUT = ma..9 IOUT = ma.7 7.9 7 9 --

I B Ta VIN = VOUT + V, CIN = μf,... COUT = μf, CNOISE =. μf IOUT = ma Pulse width = ms 7 Dropout voltage VIN - VOUT (V) (TARSU~TARSU) V IN -. CIN = μf, COUT = μf, CNOISE =. μf. Pulse width = ms. IOUT = ma... 7 Dropout voltage VIN - VOUT (V) (TARSU~TARSU) V IN - V OUT I OUT. CIN = μf, COUT = μf, CNOISE =.μf Pulse width = ms. 8 Ta = C........ I B I OUT VIN = VOUT + V, CIN = μf, COUT = μf, CNOISE =. μf Pulse width = ms Ta = C 8 Control voltage VCT (ON) (V) Turn On Waveform Control voltage waveform Control voltage VCT (ON) (V) Turn Off Waveform VIN = VOUT + V, VCT (ON) =. V, CIN = μf, COUT = μf, CNOISE =. μf Control voltage waveform Output voltage waveform Output voltage VOUT (V) Ta = C 8 VIN = VOUT + V, VCT (ON) =. V, CIN = μf, COUT = μf, CNOISE =. μf Output voltage VOUT (V) Output voltage waveform Time t (ms) Time t (ms) --

Output noise voltage VN (μv/ Hz ).. V N f VIN = VOUT + V, IOUT = ma, CIN = μf, COUT = μf, CNOISE =. μf, Hz < f < khz, Ta = C Ripple rejection (db) Ripple Rejection f 8 TARSU (. V) TARSU (. V) 7 TARSU (. V) TARSU (. V) TARSU (. V) TARSU (. V) VIN = VOUT + V, IOUT = ma, CIN = μf, COUT = μf, CNOISE =. μf, VRipple = mvp-p, Ta = C. k k k k k k k Frequency f (Hz) Frequency f (Hz) P D Ta Power dissipation PD (mw) Circuit board material: glass epoxy, Circuit board dimention: mm mm, pad area: mm (t =.8 mm) 8 --

Package Dimensions SON-P--..±. Weight:.7 g (typ.) --

RESTRICTIONS ON PRODUCT USE Toshiba Corporation, and its subsidiaries and affiliates (collectively "TOSHIBA"), reserve the right to make changes to the information in this document, and related hardware, software and systems (collectively "Product") without notice. This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission. Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS. PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT ("UNINTENDED USE"). Except for specific applications as expressly stated in this document, Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, devices related to electric power, and equipment used in finance-related fields. IF YOU USE PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT. For details, please contact your TOSHIBA sales representative. Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part. Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations. The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise. ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA () ASSUMES NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND () DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT. Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations. Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES OCCURRING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS. --