GAL16V8/883 High Performance E 2 CMOS PLD Generic Array Logic. Devices have been discontinued. PROGRAMMABLE AND-ARRAY (64 X 32)

Similar documents
GAL20V8/883 PROGRAMMABLE AND-ARRAY (64 X 40) High Performance E 2 CMOS PLD Generic Array Logic. Features. Functional Block Diagram.

I/CLK I GND I/OE I/O/Q I/O/Q

Lead-Free Package Options Available! I/CLK I I I I/O/Q. Vcc I/CLK

All Devices Discontinued!

GAL16V8 PROGRAMMABLE AND-ARRAY (64 X 32) High Performance E 2 CMOS PLD Generic Array Logic DIP PLCC GAL 16V8 GAL16V8

TIBPAL22V10-10C HIGH-PERFORMANCE IMPACT-X PROGRAMMABLE ARRAY LOGIC CIRCUITS

PALCE20V8 Family. EE CMOS 24-Pin Universal Programmable Array Logic

Philips Semiconductors Programmable Logic Devices

Flash Erasable, Reprogrammable CMOS PAL Device

Lead- Free Package Options Available! Description

All Devices Discontinued!

Flash-erasable Reprogrammable CMOS PAL Device

USE GAL DEVICES FOR NEW DESIGNS

Philips Semiconductors Programmable Logic Devices

QS54/74FCT373T, 2373T. High-Speed CMOS Bus Interface 8-Bit Latches MDSL QUALITY SEMICONDUCTOR, INC. 1 DECEMBER 28, 1998

SN74ACT CLOCKED FIRST-IN, FIRST-OUT MEMORY

XC9572 In-System Programmable CPLD

TOSHIBA MOS MEMORY PRODUCTS TMM20 I 6AP- I 0 BLOCK DIAGRAM ~,--- 0: UJ A, ~ ~ 0 f=> U UJ -::"" ~ ;: 0. A, v- A 7. ::f~ ~"I '""

XC9536 In-System Programmable CPLD. Power Management. Features. Description. December 4, 1998 (Version 5.0) 1 1* Product Specification

IDT74FCT257AT/CT/DT FAST CMOS QUAD 2-INPUT MULTIPLEXER

CDC337 CLOCK DRIVER WITH 3-STATE OUTPUTS

Philips Semiconductors Programmable Logic Devices

XC9572 In-System Programmable CPLD. Power Management. Features. Description. December 4, 1998 (Version 3.0) 1 1* Product Specification

Highperformance EE PLD ATF22V10B. Features. Logic Diagram. Pin Configurations. All Pinouts Top View

EP220 & EP224 Classic EPLDs

Highperformance EE PLD ATF22V10B ATF22V10BQ ATV22V10BQL

IDT74FCT540AT/CT FAST CMOS OCTAL BUFFER/LINE DRIVER DESCRIPTION: FUNCTIONAL BLOCK DIAGRAM FEATURES:

SN54ALS00A, SN54AS00, SN74ALS00A, SN74AS00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

P3Z22V10 3V zero power, TotalCMOS, universal PLD device

SN74ACT STROBED FIRST-IN, FIRST-OUT MEMORY

CD74HCT4514, CD74HCT LINE TO 16-LINE DECODERS/DEMULTIPLEXERS WITH INPUT LATCHES

32K x 8 Reprogrammable Registered PROM

IDT CMOS Static RAM 1 Meg (256K x 4-Bit)

description V CC 2CLR 2D 2CLK 2PRE 2Q 2Q 1CLR 1D 1CLK 1PRE 1Q 1Q GND 2CLR 1CLR 1CLK NC 1PRE NC 1Q 2CLK 2PRE GND

TIBPAL22V10-10C HIGH-PERFORMANCE IMPACT-X PROGRAMMABLE ARRAY LOGIC CIRCUITS

CMOS STATIC RAM 1 MEG (128K x 8-BIT)

FAST CMOS 8-BIT IDENTITY COMPARATOR

54ACT11020, 74ACT11020 DUAL 4-INPUT POSITIVE-NAND GATES

SN54ALS08, SN54AS08, SN74ALS08, SN74AS08 QUADRUPLE 2-INPUT POSITIVE-AND GATES

IDT74FCT163373A/C 3.3V CMOS 16-BIT TRANSPARENT LATCH

SN74ALVCH V 20-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

500MHz TTL/CMOS Potato Chip

54ACT11109, 74ACT11109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

3.3V CMOS 16-BIT BIDIRECTIONAL TRANSCEIVER

3.3V CMOS 16-BIT REGISTER (3-STATE)

SN54HC175, SN74HC175 QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

SN54ALS74A, SN54AS74A, SN74ALS74A, SN74AS74A DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

Classic. Feature. EPLD Family. Table 1. Classic Device Features

DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

3.3V CMOS 20-BIT BUFFER

SN5407, SN5417, SN7407, SN7417 HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS SDLS032A DECEMBER 1983 REVISED NOVEMBER 1997

description TIBPAL16R6-20M and TIBPAL16R8-20M are Not Recommended for New Designs

64-Macrocell MAX EPLD

TIBPAL22V10-20M HIGH-PERFORMANCE IMPACT-X PROGRAMMABLE ARRAY LOGIC CIRCUITS

IDT74FCT2374AT/CT FAST CMOS OCTAL D REGISTER (3-STATE)

FAST CMOS 20-BIT BUFFERS

FAST CMOS OCTAL LATCHED TRANSCEIVER

32K x 8 Power Switched and Reprogrammable PROM

SSTV V 13-bit to 26-bit SSTL_2 registered buffer for stacked DDR DIMM

32K x 8 Power Switched and Reprogrammable PROM

SN74ALVCH BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

CMOS Static RAM 1 Meg (128K x 8-Bit) IDT71024S

HIGH-PERFORMANCE CMOS BUS TRANSCEIVERS

FAST CMOS 16-BIT REGISTER (3-STATE)

8K x 8 EPROM CY27C64. Features. Functional Description. fax id: 3006

ICSSSTV DDR 24-Bit to 48-Bit Registered Buffer. Integrated Circuit Systems, Inc. Pin Configuration. Truth Table 1.

14-Bit Registered Buffer PC2700-/PC3200-Compliant

CMOS StaticRAM 16K (4K x 4-BIT) CACHE-TAG RAM

74ACT11374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SN54ACT00, SN74ACT00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SN54AS825A, SN74AS825A 8-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS SDAS020B JUNE 1984 REVISED AUGUST 1995

16 x 16 PARALLEL CMOS MULTIPLIER-ACCUMULATOR

IDT54/74FCT16374AT/CT/ET

2K x 8 Reprogrammable PROM

SN54HC377, SN74HC377 OCTAL D-TYPE FLIP-FLOPS WITH CLOCK ENABLE

Single, 3 V, CMOS, LVDS Differential Line Receiver ADN4662

FAST CMOS 16-BIT BIDIRECTIONAL 3.3V TO 5V TRANSLATOR

IDT54/74FCT162244T/AT/CT/ET

512 x 8 Registered PROM

NTE74S188 Integrated Circuit 256 Bit Open Collector PROM 16 Lead DIP Type Package

DS Tap High Speed Silicon Delay Line

SN54ALS273, SN74ALS273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR SDAS218A APRIL 1982 REVISED DECEMBER 1994

Dual, 3 V, CMOS, LVDS High Speed Differential Driver ADN4663

FAST CMOS 1-TO-10 CLOCK DRIVER

SN54HC365, SN74HC365 HEX BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

ua9637ac DUAL DIFFERENTIAL LINE RECEIVER

IDT54/74FCT16240AT/CT/ET

XC95144XV High-Performance CPLD R JTAG Port 1 3 JTAG Controller In-System Programming Controller Block 1 1 to /GCK /GSR /GTS Blocks FastCONNECT

PRELIMINARY C106A 1. 7C106A 12 7C106A 15 7C106A 20 7C106A 25 7C106A 35 Maximum Access Time (ns) Maximum Operating

SN74S ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY WITH 3-STATE OUTPUTS

ORDERING INFORMATION PACKAGE

UNISONIC TECHNOLOGIES CO., LTD

DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

UNISONIC TECHNOLOGIES CO., LTD

SN54HC191, SN74HC191 4-BIT SYNCHRONOUS UP/DOWN BINARY COUNTERS

KEY FEATURES. Immune to Latch-UP Fast Programming. ESD Protection Exceeds 2000 V Asynchronous Output Enable GENERAL DESCRIPTION TOP VIEW A 10

ORDERING INFORMATION PACKAGE

FAST CMOS 16-BIT REGISTER (3-STATE)

SN5407, SN5417, SN7407, SN7417 HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

M74HCT04. Hex inverter. Features. Description

Transcription:

GAL16V/3 High Performance E CMOS PLD Generic Array Logic Features Functional Block Diagram HGH PERFORMANCE E CMOS TECHNOLOGY 7.5 ns Maximum Propagation Delay Fmax = 100 MHz 6 ns Maximum from Clock nput to Data Output TTL Compatible 1 ma Outputs UltraMOS Advanced CMOS Technology / /O/Q 50% REDUCTON N POWER FROM BPOLAR 75mA Typ cc ACTVE PULL-UPS ON ALL PNS (GAL16VD-7 and GAL16VD-10 E CELL TECHNOLOGY Reconfigurable Logic Reprogrammable Cells 100% Tested/100% Yields High Speed Electrical Erasure (<100ms 0 Year Data Retention EGHT OUTPUT LOGC MACROCELLS Maximum Flexibility for Complex Logic Designs Programmable Output Polarity Also Emulates 0-pin PAL Devices with Full Function/ Fuse Map/Parametric Compatibility PROGRAMMABLE AND-ARRAY (64 X 3 /O/Q /O/Q /O/Q /O/Q /O/Q PRELOAD AND POWER-ON RESET OF ALL REGSTERS 100% Functional Testability APPLCATONS NCLUDE: DMA Control State Machine Control High Speed Graphics Processing Standard Logic Speed Upgrade OE /O/Q /O/Q /OE ELECTRONC SGNATURE FOR DENTFCATON Description Pin Configuration The GAL16V/3 is a high performance E CMOS programmable logic device processed in full compliance to ML-STD-3. This military grade device combines a high performance CMOS process with Electrically Erasable (E floating gate technology to provide the highest speed/power performance available in the 3 qualified PLD market. The GAL16VD/3, at 7.5ns maximum propagation delay time, is the world's fastest military qualified CMOS PLD. The generic GAL architecture provides maximum design flexibility by allowing the Output Logic Macrocell ( to be configured by the user. The GAL16V/3 is capable of emulating all standard 0-pin PAL devices with full function/fuse map/parametric compatibility. Unique test circuitry and reprogrammable cells allow complete AC, DC, and functional testing during manufacture. Therefore, Lattice Semiconductor delivers 100% field programmability and functionality of all GAL products. n addition, 100 erase/write cycles and data retention in excess of 0 years are specified. 3 4 6 / Vcc 0 GAL16V Top View /O/Q 19 1 16 9 11 13 14 GND /OE /O/Q /O/Q /O/Q /O/Q /O/Q /O/Q /O/Q / GND 1 5 CERDP GAL 16V 0 15 10 11 Vcc /O/Q /O/Q /O/Q /O/Q /O/Q /O/Q /O/Q /O/Q /OE Copyright 010 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice. LATTCE SEMCONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 9714, U.S.A. April 010 Tel. (503 6-000; 1-00-LATTCE; FAX (503 6-556; http://www.latticesemi.com 16vmil_04 1

Specifications GAL16VD-7/10/3 Absolute Maximum Ratings (1 Supply voltage V CC... 0.5 to +7V nput voltage applied....5 to V CC +1.0V Off-state output voltage applied....5 to V CC +1.0V Storage Temperature... 65 to 150 C Case Temperature with Power Applied... 55 to 15 C 1.Stresses above those listed under the Absolute Maximum Ratings may cause permanent damage to the device. These are stress only ratings and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specifications. DC Electrical Characteristics Recommended Operating Conditions Case Temperature (T C... 55 to 15 C Supply voltage (V CC with Respect to Ground... +4.50 to +5.50V Over Recommended Operating Conditions (Unless Otherwise Specified SYMBOL PARAMETER CONDTON MN. TYP. 3 MAX. UNTS VL nput Low Voltage Vss 0.5 0. V VH nput High Voltage.0 Vcc+1 V L 1 nput or /O Low Leakage Current 0V VN VL (MAX. 100 μa H nput or /O High Leakage Current 3.5V VN VCC 10 μa VOL Output Low Voltage OL = MAX. Vin = VL or VH 0.5 V VOH Output High Voltage OH = MAX. Vin = VL or VH.4 V OL Low Level Output Current 1 ma OH High Level Output Current ma OS Output Short Circuit Current VCC = 5V VOUT = 0.5V T A = 5 C 30 150 ma CC Operating Power VL = 0.5V VH = 3.0V L-7/-10 75 ma Supply Current ftoggle = 15MHz Outputs Open 1 The leakage current is due to the internal pull-up on all pins. See nput Buffer section for more information. One output at a time for a maximum duration of one second. Vout = 0.5V was selected to avoid test problems caused by tester ground degradation. Characterized but not 100% tested. 3 Typical values are at Vcc = 5V and TA = 5 C

Specifications GAL16VD-7/10/3 AC Switching Characteristics PARAMETER TEST COND 1. DESCRPTON Over Recommended Operating Conditions -7 MN. MAX. -10 MN. MAX. tpd A nput or /O to Combinational Output 1 7.5 10 ns UNTS tco A Clock to Output Delay 1 6 1 7 ns tcf Clock to Feedback Delay 6 7 ns tsu Setup Time, nput or Feedback before Clock 7 10 ns th Hold Time, nput or Feedback after Clock 0 0 ns A Maximum Clock Frequency with 76.9 5. MHz External Feedback, 1/(tsu + tco fmax 3 A Maximum Clock Frequency with 76.9 5. MHz nternal Feedback, 1/(tsu + tcf A Maximum Clock Frequency with 100 6.5 MHz No Feedback twh Clock Pulse Duration, High 5 ns twl Clock Pulse Duration, Low 5 ns ten B nput or /O to Output Enabled 1 9 10 ns B OE to Output Enabled 1 7 10 ns tdis C nput or /O to Output Disabled 1 9 10 ns C OE to Output Disabled 1 7 10 ns 1 Refer to Switching Test Conditions section. Calculated from fmax with internal feedback. Refer to fmax Descriptions section. 3 Refer to fmax Descriptions section. Capacitance (T A = 5 C, f = 1.0 MHz SYMBOL PARAMETER MAXMUM* UNTS TEST CONDTONS C nput Capacitance 10 pf V CC = 5.0V, V =.0V C /O /O Capacitance 10 pf V CC = 5.0V, V /O =.0V *Characterized but not 100% tested. 3

Specifications GAL16VD/3 Absolute Maximum Ratings (1 Supply voltage V CC... 0.5 to +7V nput voltage applied....5 to V CC +1.0V Off-state output voltage applied....5 to V CC +1.0V Storage Temperature... 65 to 150 C Case Temperature with Power Applied... 55 to 15 C 1.Stresses above those listed under the Absolute Maximum Ratings may cause permanent damage to the device. These are stress only ratings and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specifications. Recommended Operating Conditions Case Temperature (T C... 55 to 15 C Supply voltage (V CC with Respect to Ground... +4.50 to +5.50V DC Electrical Characteristics Over Recommended Operating Conditions (Unless Otherwise Specified SYMBOL PARAMETER CONDTON MN. TYP. MAX. UNTS VL nput Low Voltage Vss 0.5 0. V VH nput High Voltage.0 Vcc+1 V L nput or /O Low Leakage Current 0V VN VL (MAX. 10 μa H nput or /O High Leakage Current 3.5V VN VCC 10 μa VOL Output Low Voltage OL = MAX. Vin = VL or VH 0.5 V VOH Output High Voltage OH = MAX. Vin = VL or VH.4 V OL Low Level Output Current 1 ma OH High Level Output Current ma OS 1 Output Short Circuit Current VCC = 5V VOUT = 0.5V T A = 5 C 30 150 ma CC Operating Power VL = 0.5V VH = 3.0V L -15/ -0/-30 75 ma Supply Current ftoggle = 15MHz Outputs Open 1 One output at a time for a maximum duration of one second. Vout = 0.5V was selected to avoid test problems caused by tester ground degradation. Characterized but not 100% tested. 3 Typical values are at Vcc = 5V and TA = 5 C 4

Specifications GAL16VD/3 AC Switching Characteristics TEST PARAMETER COND 1. Over Recommended Operating Conditions -15 DESCRPTON MN. MAX. -0 MN. MAX. -30 UNTS MN. MAX. tpd A nput or /O to Combinational Output 3 15 3 0 3 30 ns tco A Clock to Output Delay 1 15 0 ns tcf Clock to Feedback Delay 1 15 0 ns tsu Setup Time, nput or Feedback before Clock 1 15 5 ns th Hold Time, nput or Feedback after Clock 0 0 0 ns A Maximum Clock Frequency with 41.6 33.3. MHz External Feedback, 1/(tsu + tco fmax 3 A Maximum Clock Frequency with 41.6 33.3. MHz nternal Feedback, 1/(tsu + tcf A Maximum Clock Frequency with 50 41.6 33.3 MHz No Feedback twh Clock Pulse Duration, High 10 1 15 ns twl Clock Pulse Duration, Low 10 1 15 ns ten B nput or /O to Output Enabled 15 0 30 ns B OE to Output Enabled 15 1 5 ns tdis C nput or /O to Output Disabled 15 0 30 ns C OE to Output Disabled 15 1 5 ns 1 Refer to Switching Test Conditions section. Calculated from fmax with internal feedback. Refer to fmax Descriptions section. 3 Refer to fmax Descriptions section. Capacitance (T A = 5 C, f = 1.0 MHz SYMBOL PARAMETER MAXMUM* UNTS TEST CONDTONS C nput Capacitance 10 pf V CC = 5.0V, V =.0V C /O /O Capacitance 10 pf V CC = 5.0V, V /O =.0V *Characterized but not 100% tested. 5

Specifications GAL16V/3 Switching Waveforms NPUT or /O FEEDBACK VALD NPUT tsu th NPUT or /O FEEDBACK COMBNATONAL OUTPUT VALD NPUT tpd REGSTERED OUTPUT tco 1/fmax (external fdbk Combinatorial Output Registered Output NPUT or /O FEEDBACK OE tdis ten tdis ten COMBNATONAL OUTPUT REGSTERED OUTPUT nput or /O to Output Enable/Disable OE to Output Enable/Disable twh twl 1/fmax (w/o fb Clock Width REGSTERED FEEDBACK 1/fmax (internal fdbk tcf tsu fmax with Feedback 6

Specifications GAL16V/3 fmax Descriptions LOGC ARRAY REGSTER tsu tco fmax with External Feedback 1/(tsu+tco LOGC ARRAY REGSTER Note: fmax with external feedback is calculated from measured tsu and tco. tcf tpd LOGC ARRAY tsu + th REGSTER fmax with No Feedback Note: fmax with no feedback may be less than 1/(twh + twl. This is to allow for a clock duty cycle of other than 50%. fmax with nternal Feedback 1/(tsu+tcf Note: tcf is a calculated value, derived by subtracting tsu from the period of fmax w/internal feedback (tcf = 1/fmax - tsu. The value of tcf is used primarily when calculating the delay from clocking a register to a combinatorial output (through registered feedback, as shown above. For example, the timing from clock to a combinatorial output is equal to tcf + tpd. Switching Test Conditions nput Pulse Levels GND to 3.0V nput Rise and Fall Times 3ns 10% 90% nput Timing Reference Levels 1.5V Output Timing Reference Levels 1.5V Output Load See Figure 3-state levels are measured 0.5V from steady-state active level. Output Load Conditions (see figure FROM OUTPUT (O/Q UNDER TEST +5V R 1 TEST PONT Test Condition R1 R CL A 390Ω 750Ω 50pF B Active High 750Ω 50pF Active Low 390Ω 750Ω 50pF C Active High 750Ω 5pF Active Low 390Ω 750Ω 5pF R C * L *C L NCLUDES TEST FXTURE AND PROBE CAPACTANCE 7

Specifications GAL16V/3 GAL16V Ordering nformation (ML-STD-3 and SMD T pd T su T co cc ( ns ( ns ( ns ( (ma ma Ordering # Package M L-STD-3 SMD # 7.5 7 6 0-Pin CERDP GAL16VD-7LD/3 596-93907RA 0-Pin 1 GAL16VD-7LR/3 596-93907A 10 10 7 0-Pin CERDP GAL16VD-10LD/3 596-93904RA 0-Pin GAL16VD-10LR/3 596-93904A 15 1 1 0-Pin CERDP GAL16VD-15LD/3 596-93903RA 0-Pin GAL16VD-15LR/3 596-93903A 0 15 15 0-Pin CERDP GAL16VD-0LD/3 596-9390RA 0-Pin GAL16VD-0LR/3 596-9390A 30 5 0 0-Pin CERDP GAL16VD-30LD/3 596-93901RA Note: Lattice Semiconductor recognizes the trend in military device procurement towards using SMD compliant devices, as such, ordering by this number is recommended. 1. Discontinued per PCN #06-07.. Discontinued per PCN #05A-10. Part Number Description XXXXXXXX _ XX X X X GAL16VD Device Name ML Process /3 = 3 Process L = Low Power Speed (ns Power Package D = CERDP R =