九州工業大学学術機関リポジトリ. Title with Hole Pockets by Bosch Deep Tre. Author(s) Ichiro. Issue Date

Similar documents
doi: info:doi/ /ispsd

doi: info:doi/ /j.sse

Numerical study on very high speed silicon PiN diode possibility for power ICs in comparison with SiC-SBD

IGBT Avalanche Current Filamentaion Ratio: Precise Simulations on Mesh and Structure Effect

4H-SiC V-Groove Trench MOSFETs with the Buried p + Regions

Some Key Researches on SiC Device Technologies and their Predicted Advantages

Ultra High Speed Short Circuit Protection for IGBT with Gate Charge Sensing

Review of Power IC Technologies

Wide Band-Gap Power Device

Open Access. C.H. Ho 1, F.T. Chien 2, C.N. Liao 1 and Y.T. Tsai*,1

NOVEL 4H-SIC BIPOLAR JUNCTION TRANSISTOR (BJT) WITH IMPROVED CURRENT GAIN

IGBT Module Chip Improvements for Industrial Motor Drives

九州工業大学学術機関リポジトリ. Reservoir Layer. Author(s) Jahn, U; Kostial, H; Grahn, H.T. Issue Date

T-series and U-series IGBT Modules (600 V)

Parameter Optimization Of GAA Nano Wire FET Using Taguchi Method

Proposal of Novel Collector Structure for Thin-wafer IGBTs

(a) All-SiC 2-in-1 module

Fundamentals of Power Semiconductor Devices

Gallium nitride (GaN)

A new Hetero-material Stepped Gate (HSG) SOI LDMOS for RF Power Amplifier Applications

All-SiC Modules Equipped with SiC Trench Gate MOSFETs

Hybrid Si-SiC Modules for High Frequency Industrial Applications

doi: info:doi/ /j.microrel

Atomic-layer deposition of ultrathin gate dielectrics and Si new functional devices

Power MOSFET Zheng Yang (ERF 3017,

PROFILE CONTROL OF A BOROSILICATE-GLASS GROOVE FORMED BY DEEP REACTIVE ION ETCHING. Teruhisa Akashi and Yasuhiro Yoshimura

Analysis and Processing of Power Output Signal of 200V Power Devices

Vertical Nanowall Array Covered Silicon Solar Cells

Novel SiC Junction Barrier Schottky Diode Structure for Efficiency Improvement of EV Inverter

A High Breakdown Voltage Two Zone Step Doped Lateral Bipolar Transistor on Buried Oxide Thick Step

Temperature-Dependent Characterization of SiC Power Electronic Devices

Power Devices. 7 th Generation IGBT Module for Industrial Applications

V-Series Intelligent Power Modules

Research of new structure super fast recovery power diode *

Solid State Devices- Part- II. Module- IV

Modeling And Optimization Of Body Diode Reverse Recovery Characteristics Of Ldmos Transistors

Session 3: Solid State Devices. Silicon on Insulator

3D SOI elements for System-on-Chip applications

Integrated diodes. The forward voltage drop only slightly depends on the forward current. ELEKTRONIKOS ĮTAISAI

Contents. 1.1 Brief of Power Device Design Current Status of Power Semiconductor Devices Power MOSFETs... 3

Students: Yifan Jiang (Research Assistant) Siyang Liu (Visiting Scholar)

NAME: Last First Signature

PrimePACK of 7th-Generation X Series 1,700-V IGBT Modules

Semiconductor Physics and Devices

Design considerations for chargecompensated. medium-voltage range. Ralf Siemieniec, Cesar Braz, Oliver Blank Infineon Technologies Austria AG

Smart Vision Chip Fabricated Using Three Dimensional Integration Technology

Sixth-Generation V-Series IGBT Module Application Note Chapter 1 Basic Concept and Features

doi: info:doi/ /j.microrel

A new Vertical JFET Technology for Harsh Radiation Applications

SCALING AND NUMERICAL SIMULATION ANALYSIS OF 50nm MOSFET INCORPORATING DIELECTRIC POCKET (DP-MOSFET)

Reliability of deep submicron MOSFETs

Power Bipolar Junction Transistors (BJTs)

FinFET vs. FD-SOI Key Advantages & Disadvantages

Study on Fabrication and Fast Switching of High Voltage SiC JFET

INTRODUCTION: Basic operating principle of a MOSFET:

MOSFET short channel effects

Power FINFET, a Novel Superjunction Power MOSFET

3084 IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 60, NO. 4, AUGUST 2013

Development of the Pixelated Photon Detector. Using Silicon on Insulator Technology. for TOF-PET

Alternatives to standard MOSFETs. What problems are we really trying to solve?

Impact of Basal Plane Dislocations and Ruggedness of 10 kv 4H-SiC Transistors

The impact of Triangular Defects on Electrical Characteristics and Switching Performance of 3.3kV 4H-SiC PiN Diode

Switching-Self-Clamping-Mode SSCM, a breakthrough in SOA performance for high voltage IGBTs and Diodes

Characterization of SOI MOSFETs by means of charge-pumping

CMOS Digital Integrated Circuits Lec 2 Fabrication of MOSFETs

Design of a Rugged 60V VDMOS Transistor

Design & Simulation of Multi Gate Piezoelectric FET Devices for Sensing Applications

Power MOSFET Basics: Understanding Superjunction Technology

Yoshihiko ISOBE Hiroshi MUTO Tsuyoshi FUKADA Seiji FUJINO

Semiconductor Physics and Devices

Comparison of Different Cell Concepts for 1200V- NPT-IGBT's

Recent Technological Developments on LGAD and ilgad Detectors for Tracking and Timing Applications

International Journal of Scientific & Engineering Research, Volume 6, Issue 2, February-2015 ISSN

Evaluation of STI degradation using temperature dependence of leakage current in parasitic STI MOSFET

Transistor was first invented by William.B.Shockley, Walter Brattain and John Bardeen of Bell Labratories. In 1961, first IC was introduced.

The Next Generation of Power Conversion Systems Enabled by SiC Power Devices

Analysis of Lattice Temperature in Super Junction Trench Gate Power MOSFET as Changing Degree of Trench Etching

Title detector with operating temperature.

A New High Performance Complementary Bipolar Technology Featuring 45GHz NPN and 20GHz PNP Devices.

Active Pixel Sensors Fabricated in a Standard 0.18 um CMOS Technology

High Performance 1200V PT IGBT with Improved Short-Circuit Immunity

DEVICE AND TECHNOLOGY SIMULATION OF IGBT ON SOI STRUCTURE

Nanofluidic Diodes based on Nanotube Heterojunctions

FIELD EFFECT TRANSISTORS MADE BY : GROUP (13)/PM

Performance of silicon micro ring modulator with an interleaved p-n junction for optical interconnects

Chapter 1. Introduction

Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism;

Talk1: Overview of Power Devices and Technology Trends. Talk 2: Devices and Technologies for HVIC

Section 2.3 Bipolar junction transistors - BJTs

EECS130 Integrated Circuit Devices

High Reliability Power MOSFETs for Space Applications

PHYSICS OF SEMICONDUCTOR DEVICES

Study of Static and Dynamic Characteristics of Silicon and Silicon Carbide Devices

Lecture #29. Moore s Law

Davinci. Semiconductor Device Simulaion in 3D SYSTEMS PRODUCTS LOGICAL PRODUCTS PHYSICAL IMPLEMENTATION SIMULATION AND ANALYSIS LIBRARIES TCAD

Inherently Soft Free-Wheeling Diode for High Temperature Operation

Device design methodology to optimize low-frequency Noise in advanced SOI CMOS technology

Power Devices and ICs Chapter 15

Design of Gate-All-Around Tunnel FET for RF Performance

Through Glass Via (TGV) Technology for RF Applications

Transcription:

九州工業大学学術機関リポジトリ Title ovel 600 V Low Reverse Recovery Lo with Hole ockets by Bosch Deep Tre Author(s) Tsukuda, Masanori; Baba, Akiyoshi; Ichiro Issue Date 2016-06 URL http://hdl.handle.net/10228/5737 RightsIEEE Kyushu Institute of Technology Academic Re

ovel 600 V Low Reverse Recovery Loss Vertical i Diode with Hole ockets by Bosch Deep Trench Masanori Tsukuda Green Electronics Research Institute, Kitakyushu, Asian Growth Research Institute 1-8 Hibikino, Wakamatsu-ku, Kitakyushu, Japan tsukuda@grik.jp Akiyoshi Baba, Yuji Shiba and Ichiro Omura Kyushu Institute of Technology 1-1 Sensui-cho, Tobata-ku, Kitakyushu, Japan Abstract The performance of a novel diode with characteristic trench shape is predicted by TCAD simulation. A novel 600 V vertical i diode with hole pockets by the Bosch deep trench process is proposed for a better trade-off curve between reverse recovery loss and forward voltage. The reverse recovery loss is reduced to a half. In addition, the active chip size of the novel diode is reduced to two-thirds that of the conventional i diode in the same forward voltage. The novel diode structure is a strong candidate when the simple fabrication process under development is established. Keywords diode; vertical; trench; Bosch; hole; reverse recovery loss I. Introduction: Requirement for novel vertical diode Efficiency improvement and the prevalence of high efficiency power electronics apparatus are key factors for efficient energy usage in our more electric-oriented society [1]. For these key factors, reverse recovery loss reduction (fast reverse recovery) at certain forward voltage and low cost are required for diodes in the power electronics apparatus. To meet these demands, diodes have made remarkable progress in recent decades and many technologies have been continuously studied to enable next-generation power electronics. Silicon diodes are superior to wide-bandgap diodes in the aspect of low cost (mass production technology). On the other hand, it was believed that the physical properties of silicon make it difficult to reduce reverse recovery loss any lower. To overcome the limitations of this silicon device, many researchers have endeavored to reduce reverse recovery loss by novel diode structure with hole pockets or deep trench [2-12]. However, there is no simple and fast fabrication process for the diodes at present. We previously proposed a lateral SOI i diode with hole pockets as a novel diode structure to revise recovery loss reduction [13, 14]. Thanks to the waveform oscillation suppression with hole pockets, the diode successfully reduces reverse recovery loss to a half by the short current path (see Fig. 1). On the other hand, the cost of the lateral diode is predicted to be high because the diode with the thin Si layer Fig. 1. Simulated trade-off curves between reverse recovery loss and forward voltage of lateral i diode and conventional diode without oscillation waveform. Fig. 2. Simulated trade-off curves between active chip size and forward voltage of lateral i diode and conventional diode without oscillation waveform. requires a large chip size at a certain forward voltage (see Fig. 2). It is about three times larger than conventional vertical diodes. Therefore, a vertical i diode with hole pockets is proposed with novel technology of the Bosch deep trench process [15].

II. Hole pocket shape by Bosch deep trench process The Bosch deep trench process enables high aspect ratio etching by the alternation of passivation and etching cycles. In each cycle a chemically inert polymer layer is uniformly deposited. This passivation layer prevents the sidewalls from being attacked in the subsequent etching step. By feeding high frequency plasma with etching gases, the passivation layer at the bottom of the trench is rapidly removed. After that, the silicon substrate is chemically etched. In the passivation and etching cycles of the Bosch process, the characteristic convexo-concave shape called scallop is naturally shaped. The scallop shape can be controlled by the etching process. Basically, a larger scallop is formed by the larger amount of silicon etching per 1 cycle with longer etching time. And the etching speed is comparatively high. For example, the process time is around 4 minutes per 40 μm deep Fig. 4. Sidewall AFM image of as-etched silicon substrate with continuous scallop in the back by the Bosch process deep trench. trench with a sufficiently larger scallop (see Fig. 3). Therefore, the Bosch process is utilized to create the hole pocket rapidly. We made deep trenches of 5 μm, 10 μm, 20 μm and 40 μm line and space (L/S) on a trial basis. The difference in the level of the scallops was successfully shaped for all L/S deep trenches. The difference was about 0.5 μm regardless of the L/S size and continues in the back (see Fig. 4). The crystal defects in the sidewall are not observed by TEM analysis. Another process for thickening the layer and electrode in the deep trench will be developed next. III. erformance prediction of novel diode by TCAD simulation The as-etched trench shape of the Bosch process was revealed by trial silicon etching in Chapter 2. The features of the trench shape are as follows (see Fig. 5). The bottom shape has roundness. The sidewall shape is a saw blade. The pitch of the saw blade shape is about 2 μm. The difference in the level of the saw blade shape is about 0.5 μm. Fig. 3. Cross-section SEM image of as-etched silicon substrate with scallop by Bosch deep trench process. Fig. 5. Simulated novel diode structure with hole pockets.

The performance of the novel diode with the characteristic trench shape is predicted by TCAD simulation. The novel diode has a higher doping concentration of the - layer. The Fig. 6. Simulated trade-off curves between reverse recovery loss and forward voltage of novel vertical i diode and conventional diode without oscillation waveform. trench and the higher doping concentration equalize the electric field to maintain high blocking voltage in the off state and eventually the requisite thinner -(base) layer thickness. The simulation results indicate a better trade-off curve of reverse recovery loss and chip size. Thanks to the waveform oscillation suppression with hole pockets, the diode with the thin -base layer successfully reduces the reverse recovery loss to a half (see Fig. 6). Furthermore, the active chip size of the novel diode is reduced to two-thirds that of the conventional i diode at the certain forward voltage (see Fig. 7). The surge voltage with noise is dramatically suppressed by the novel structure compared with the waveform of conventional punch-through structure and the simple deep trench diode without hole pockets (see Fig. 8). After reverse recovery, the stored carrier is swept out from the -base layer. In this reverse recovery process, when the stored carrier is wsept out rapidly, the surge voltage and noise are generated intensely [16, 17]. The stored carrier of the novel diode successfully remained for a long time after reverse recovery because the hole pockets lose hole drift velocity (see Fig. 9 and Fig. 10). Conventional and proposed applicable diode structures for the i diode are non punch-through, punch-through, superjunction, and lateral i diode with hole pockets [18] (see Fig. 11). In the three subjects of the reverse recovery loss and active chip size at a certain forward voltage, and surge voltage with noise during reverse recovery, no diode structure satisfies the three subjects. The novel vertical i diode structure with hole pockets is a strong candidate for when the simple fabrication process is established. The diode structure and fabrication process can be applied to all bipolar devices such as i diode and IGBT. Fig. 7. Simulated trade-off curves between active chip size and forward voltage of novel vertical i diode and conventional diode without oscillation waveform. Fig. 8. Simulated reverse recovery waveform during reverse recovery (The thickness of all structures is 50 um). IV. Conclusion The performance of the novel diode with the characteristic trench shape is predicted by TCAD simulation. A novel 600 V vertical i diode with hole pockets by the Bosch deep trench process was proposed for a better trade-off curve between reverse recovery loss and forward voltage. The reverse recovery loss is reduced to a half. In addition, the active chip size of the novel diode is reduced to two-thirds that of the conventional i diode. The novel diode structure is a strong candidate for when the simple fabrication process under development is established. The diode structure and fabrication process can be applied to all bipolar devices such as i diode and IGBT. Acknowledgment This study has been supported by the Adaptable and Seamless Technology Transfer rogram through Target-driven R&D (A-STE) of The Japan Science and Technology Agency (JST). We would like to thank Hironori Imaki for the TCAD simulation support.

References [1] H. Ohashi, ower divices now and future, strategy of Japan - Role of power electronics for a low carbon society, roc. of ISSD, pp 9-12, 2012. [2] R. likat, D. Silber, and W. Wondrak, Very high voltage integration in SOI based on a new floating channel technology, roc. of IEEE International SOI Conference, pp. 59 60, 1998. [3] I. Omura, and A. akagawa, Silicon on Inslator semiconductor device with increased withstand voltage, United States atent, 6049109, 2000. [4] H. Kapels, R. likat, and D. Silber, Dielectric charge traps: a new structure element for power devices, roc. of ISSD, pp. 205 208, 2000. [5] X. Luo, B. Zhang, and Z. Li, A novel E-SIMOX SOI high voltage device structure element for power devices, roc, ICCCAS 2005, 2005. [6] I. Omura, and A. akagawa, Japanese patent, o.3950105, 2007. [7] I. Omura, and A. akagawa, Japanese patent, o.3959125, 2007. [8] X. Luo, B. Zhang, Z. Li, Y. Guo, X. Tang, and Y. Liu, A novel 700 V SOI LDMOS with double-sided trench, IEEE Electron Dev Lett, pp. 422-424, 2007. [9] X. Luo, B. Zhang, and Z. Li, ew high-voltage (>1200 V) MOSFET with the charge trenches on partial SOI, IEEE Trans. on ED, Vol. 55, o. 7, pp. 1756 1761, 2008. [10] S. Shiraki, Y. Ashida, S. Takahashi, and. Tokura, Analysis of Transient Characteristics of Lateral IGBTs and Diodes on Silicon-on- Insulator Substrates with Trenched Buried Oxide Structure, roc. of ISSD, pp. 261 264, 2010. [11] X.M. Yang, B. Zhang, and XR. Luo, Double Enhance Dielectric Layer Electric Field High Voltage SOI LDMOS, roc. of EDSSC, pp. 1 2, 2011. [12] K. Kobayashi, T. ishiguchi, S. Katoh, T. Kawano, and Y. Kawaguchi, 100 V class multiple stepped oxide field plate trench MOSFET (MSO- F-MOSFET) aimed to ultimate structure realization, roceoc. of ISSD, pp. 141-144, 2015. [13] M. Tsukuda, H. Imaki, and I. Omura, Ultra-fast Lateral 600 V Silicon i Diode Superior to SiC-SBD, roc. of ISSD, pp. 31 34, 2014. [14] M. Tsukuda, H. Imaki, and I. Omura, Ultrafast lateral 600 V silicon SOI i diode with geometric traps for preventing waveform oscillation, Solid-State Electronics, Vol. 104, pp. 61-69, 2015. [15] A. Baba,. Uryu, and S. Sumi, Fabrication of pn junction at the wall of deep trench for near-infrared sensor, Digest of apers MC2011, 26-7-135, 2011. [16] M. Tsukuda, I. Omura, Y. Sakiyama, M. Yamaguchi, K. Matsushita, and T. Ogura, Critical IGBT design regarding EMI and switching losses, roc. of ISSD, pp. 185-188, 2008. [17] M. Tsukuda, Y. Sakiyama, H. inomiya, and M. Yamaguchi, Dynamic punch-through design of high-voltage diode for suppression of waveform oscillation and switching loss, roc. of ISSD, pp. 128-131, 2009. [18] T. Fujihira, and Y. Miyasaka, Simulated superior performances of semiconductor superjunction devices, roc. of ISSD, pp. 423 426, 1998. Fig. 9. Hole density during reverse recovery (The thickness of all structures is 50 um). Structure of vertical diode on punchthrough unchthrough Superjunction Lateral and hole pockets Deep trench with hole pockets (ovel) Structure - - - - - - Reverse recovery loss Active chip size Surge voltage with noise Fig. 10. Hole drift velocity during reverse recovery. Fig. 11. Conventional and applicable structures for high voltage diode with merit and drawback.