DESIGN OF ZIGBEE RF FRONT END IC IN 2.4 GHz ISM BAND

Similar documents
CMOS 2.4GHZ ZIGBEE/ISM TRANSMIT/RECEIVE RFeIC

CMOS 2.4GHZ ZIGBEE/ISM TRANSMIT/RECEIVE RFeIC

CMOS 2.4GHZ ZIGBEE/ISM TRANSMIT/RECEIVE RFeIC

INVENTION DISCLOSURE- ELECTRONICS SUBJECT MATTER IMPEDANCE MATCHING ANTENNA-INTEGRATED HIGH-EFFICIENCY ENERGY HARVESTING CIRCUIT

RF CMOS 0.5 µm Low Noise Amplifier and Mixer Design

An Asymmetrical Bulk CMOS Switch for 2.4 GHz Application

Synthesis of Optimal On-Chip Baluns

Design and power optimization of CMOS RF blocks operating in the moderate inversion region

2.4 GHz TX / RX Booster With Diversity Switch for IoT / BLE / ZigBee

CHAPTER 4 ULTRA WIDE BAND LOW NOISE AMPLIFIER DESIGN

MCP to 2.5 GHz RF Front End IC. Description

A GSM Band Low-Power LNA 1. LNA Schematic

Performance Comparison of RF CMOS Low Noise Amplifiers in 0.18-µm technology scale

1-13GHz Wideband LNA utilizing a Transformer as a Compact Inter-stage Network in 65nm CMOS

An Energy Efficient 1 Gb/s, 6-to-10 GHz CMOS IR-UWB Transmitter and Receiver With Embedded On-Chip Antenna

CMOS 5GHz WLAN ac RFeIC WITH PA, LNA AND SPDT

Low-Power RF Integrated Circuit Design Techniques for Short-Range Wireless Connectivity

Streamlined Design of SiGe Based Power Amplifiers

Quadrature GPS Receiver Front-End in 0.13μm CMOS: The QLMV cell

Designing a fully integrated low noise Tunable-Q Active Inductor for RF applications

Keywords: ISM, RF, transmitter, short-range, RFIC, switching power amplifier, ETSI

Designing a 960 MHz CMOS LNA and Mixer using ADS. EE 5390 RFIC Design Michelle Montoya Alfredo Perez. April 15, 2004

RFX2401C: 2.4 GHz Zigbee /ISM Front-End Module

Chapter 2. Inductor Design for RFIC Applications

Design of a Low Power 5GHz CMOS Radio Frequency Low Noise Amplifier Rakshith Venkatesh

6.776 High Speed Communication Circuits Lecture 6 MOS Transistors, Passive Components, Gain- Bandwidth Issue for Broadband Amplifiers

Simulation and Design Analysis of Integrated Receiver System for Millimeter Wave Applications

CMOS 2.4GHZ TRANSMIT/RECEIVE WLAN RFeIC

Design of low-loss 60 GHz integrated antenna switch in 65 nm CMOS

Low Noise Amplifier Design

i. At the start-up of oscillation there is an excess negative resistance (-R)

Application Note 1360

CMOS 5GHz WLAN ac RFeIC WITH PA, LNA AND SPDT

Wideband Reconfigurable Harmonically Tuned GaN SSPA for Cognitive Radios

High-Linearity CMOS. RF Front-End Circuits

Anaren 0805 (B0809J50ATI) balun optimized for Texas Instruments CC1100/CC1101 Transceiver

ABA GHz Broadband Silicon RFIC Amplifier. Application Note 1349

CHAPTER 3 CMOS LOW NOISE AMPLIFIERS

Multimode 2.4 GHz Front-End with Tunable g m -C Filter. Group 4: Nick Collins Trevor Hunter Joe Parent EECS 522 Winter 2010

Implementation of Current Reuse Structure in LNAUsing 90nm VLSI Technology for ISM Radio Frequency System

14 MHz Single Side Band Receiver

Substrate Coupling in RF Analog/Mixed Signal IC Design: A Review

Radio-Frequency Circuits Integration Using CMOS SOI 0.25µm Technology

W-CDMA Upconverter and PA Driver with Power Control

SX1261/2 WIRELESS & SENSING PRODUCTS. Application Note: Reference Design Explanation. AN Rev 1.1 May 2018

DESIGN OF 3 TO 5 GHz CMOS LOW NOISE AMPLIFIER FOR ULTRA-WIDEBAND (UWB) SYSTEM

VLSI Chip Design Project TSEK01

DESIGN ANALYSIS AND COMPARATIVE STUDY OF RF RECEIVER FRONT-ENDS IN 0.18-µM CMOS

APPLICATION NOTE dBm PA and PA Predriver with 37% Efficiency for 2.4GHz FHSS WLAN Applications

Design of a Low Noise Amplifier using 0.18µm CMOS technology

A passive circuit based RF optimization methodology for wireless sensor network nodes. Article (peer-reviewed)

Motivation. Approach. Requirements. Optimal Transmission Frequency for Ultra-Low Power Short-Range Medical Telemetry

Exercise 1: RF Stage, Mixer, and IF Filter

Some Thoughts on Electronic T/R Circuits

POSTECH Activities on CMOS based Linear Power Amplifiers

CLASS-C POWER AMPLIFIER DESIGN FOR GSM APPLICATION

Table of Contents 1. Typical Application General Description Feature PIN Configuration PIN Description (I: Input, O: O

77 GHz VCO for Car Radar Systems T625_VCO2_W Preliminary Data Sheet

A COMPACT DUAL-BAND POWER DIVIDER USING PLANAR ARTIFICIAL TRANSMISSION LINES FOR GSM/DCS APPLICATIONS

Wide-Band Two-Stage GaAs LNA for Radio Astronomy

PAR4CR: THE DEVELOPMENT OF A NEW SDR-BASED PLATFORM TOWARDS COGNITIVE RADIO

First Integrated Bipolar RF PA Family for Cordless Telephones

ISSCC 2006 / SESSION 11 / RF BUILDING BLOCKS AND PLLS / 11.9

Application Note 5525

RF Integrated Circuits

ETI , Good luck! Written Exam Integrated Radio Electronics. Lund University Dept. of Electroscience

DESIGN AND ANALYSIS OF 2 GHz 130nm CMOS CASCODE LOW NOISE AMPLIFIER WITH INTEGRATED CIRCULARLY POLARIZED PATCH ANTENNA

LTCC Components. ShenZhen Sunlord Electronics CO., LTD.

Properties of Inductor and Applications

Lecture 4. Maximum Transfer of Power. The Purpose of Matching. Lecture 4 RF Amplifier Design. Johan Wernehag Electrical and Information Technology

Session 3. CMOS RF IC Design Principles

Chapter 6. Case Study: 2.4-GHz Direct Conversion Receiver. 6.1 Receiver Front-End Design

Tuned circuits. Introduction - Tuned Circuits

THE INTERNATIONAL JOURNAL OF SCIENCE & TECHNOLEDGE

Measurement and Modeling of CMOS Devices in Short Millimeter Wave. Minoru Fujishima

Co-design Approach of RMSA with CMOS LNA for Millimeter Wave Applications

Chapter 2. The Fundamentals of Electronics: A Review

A Simulation Methodology for Wirebonds Interconnects of Radiofrequency Integrated Circuits

RF MEMS for Low-Power Communications

T/R Switches, Baluns, and Detuning Elements in MRI RF coils Xiaoyu Yang 1,2, Tsinghua Zheng 1,2 and Hiroyuki Fujita 1,2,3.

A 1.7-to-2.2GHz Full-Duplex Transceiver System with >50dB Self-Interference Cancellation over 42MHz Bandwidth

95GHz Receiver with Fundamental Frequency VCO and Static Frequency Divider in 65nm Digital CMOS

Application Note Receivers MLX71120/21 With LNA1-SAW-LNA2 configuration

LINEARITY IMPROVEMENT OF CASCODE CMOS LNA USING A DIODE CONNECTED NMOS TRANSISTOR WITH A PARALLEL RC CIRCUIT

DESCRIPTIO FEATURES APPLICATIO S. LT GHz to 2.7GHz Receiver Front End TYPICAL APPLICATIO

RFIC Design ELEN 376 Session 1

RFIC Design ELEN 351 Lecture 1: General Discussion

Layout-based Modeling Methodology for Millimeter-Wave MOSFETs

E3 237 Integrated Circuits for Wireless Communication

CMY210. Demonstration Board Documentation / Applications Note (V1.0) Ultra linear General purpose up/down mixer 1. DESCRIPTION

RF2418 LOW CURRENT LNA/MIXER

Full Duplex CMOS Transceiver with On-Chip Self-Interference Cancelation. Seyyed Amir Ayati

4-Bit Ka Band SiGe BiCMOS Digital Step Attenuator

A 2.4GHz Fully Integrated CMOS Power Amplifier Using Capacitive Cross-Coupling

Design of Single to Differential Amplifier using 180 nm CMOS Process

ECE 255, Discrete-Circuit Amplifiers

Investigation of a Voltage Probe in Microstrip Technology

MGA GHz 3 V, 17 dbm Amplifier. Data Sheet

Hot Topics and Cool Ideas in Scaled CMOS Analog Design

OMMIC Innovating with III-V s OMMIC OMMIC

Transcription:

DESIGN OF ZIGBEE RF FRONT END IC IN 2.4 GHz ISM BAND SUCHITAV KHADANGA RFIC TECHNOLOGIES, BANGALORE, INDIA http://www.rficdesign.com Team-RV COLLEGE Ashray V K D V Raghu Sanjith P Hemagiri Rahul Verma 1RV12EC031 1RV12EC050 1RV12EC136 1RV13EC420

Outline Introduction to ZigBee Objectives Motivation Block Diagram Specifications Methodology

Introduction to ZigBee Based on IEEE 802.15.4 standard Supports 3 operating bands- 868 MHz for Europe, 915 MHz for US, 2.4 GHz for the rest of the world IEEE 802.15.4 defines the radio physical and MAC layers whereas ZigBee defines the network, security and application frameworks for an IEEE 802.15.4-based system Suitable for simpler and less expensive wireless personal area networks

Objectives To design, integrate and analyse the following components to fabricate a RF Front End IC for ZigBee applications in 180nm: Transmitter path consisting of the Power Amplifier (PA). Receiver path consisting of the Low Noise Amplifier (LNA). Switching circuitry to select transmit and receive paths. The associated matching networks. The harmonic filter.

Motivation Development of IoT: need for low cost and low power device for wireless communication Applications of ZigBee: Energy Management and Efficiency. Home Automation. Building Automation. Industrial Automation. Bio-Medical Applications.

Methodology Understanding the specifications of RF transmitter and receiver Literature survey Theoretical comparision of architectures for implementing RF transmitter and receiver Design of the blocks on paper for LNA, PA, switching circuitry, matching network & harmonic filter Cadence design simulation for individual blocks and integrating them Layout of the design DRC check for the design LVS check Post extraction simulation Converting design to GDSII for fabrication

Block Diagram PA TX/RX ANTENNA TX/RX SW LNA ANTENNA SW 8

Specifications Transmitter Path Parameters Receiver Path Parameters Supply Voltage 3.3 V Supply Voltage 1.2 V Operating Frequency Band 2.4 GHz to 2.5 GHz Operating Frequency Band 2.4 GHz to 2.5 GHz Output P1dB 18 dbm Noise Figure 2.5 db Saturated Output Power 20 dbm Gain 12 db Small Signal Gain 24 db Input P1dB -10 dbm Input/Output Impedance 50 ohm Input/Output Return loss 12 db TX Quiescent Current 18 ma RX Quiescent Current 10 ma TX High Power Current 90 ma RF Port Impedance 50 ohm PDF

Extra Information

CMOS RF INTEGRATED CIRCUITS CMOS RF INTEGRATED CIRCUITS CMOS RF IC Cheap & mass produced Radio s Cellphones, Wi-fi, Bluetooth, etc About highly integrated things/circuits

MOSFET Basic structure of MOSFET Formation of channel Different regions of operation: Cut-off, ohmic and saturation Final model of the MOSFET after considering all the capacitances- C gs, C gd, C gb, C sb, C db ; gate resistance, contact resistance, inductance Metrics of MOSFET: Transition frequency, Max frequency, f MAX 1 2 f T gm 2 ( Cgs Cgd ) f 2 f T C gd ( R T g R s ) R g R r o s

BASIC RF TRANSCEIVER PA Distance x Power received α 1/x 2 LNA Antenna power received α Area of antenna

PRE-REQUISITES RLC Distributed Networks Elements of an IC MOSFETS

Reflection coefficient Z S = Z O Z L = Z O No echo's allowed No reflection Z S = Z O =Z L Input of LNA has to be matched to Z O of antenna. Output of PA has to matched to Z O of antenna.

TRANSMISSION MEDIA & REFLECTION When a wave is launched part of the energy is absorbed by load and part of it is reflected to source, at source, part of it is absorbed and remaining part is reflected back

As time progresses to infinity, the voltage at source is equal to load and is equal to load to half. When load Z is equal to Z o then no reflection When load Z is not equal to Z o then no reflection

For no reflection:- Z LNAS =Z 1 =Z MIXERL For no reflection:- Z s =Z o of antenna Typical value of characteristic impedance is:- 75Ω used for cable TV and all kind of T.V. 50Ω application other then T.V.

TRANSMISSION MEDIA & REFLECTION For no reflection:- R L =Z O R S =Z O R L =R S =Z O To get maximum power received means No reflection Pout =Pin x Power Gain GSM phone has sensitivity of -100dBm=0.1pW which is extremely low. That s why maximum power transfer is important.

POWER GAIN Law of Conservation: Pin = Pout + Pwasted Power Gain= Pout/Pin P load + P wasted =P signal + P power supply Quality Factor = (w).(peak energy stored) / (average power consumed)

RLC Network Parallel RLC Series RLC

RLC Circuits SERIES RLC PARALLEL RLC

RLC Circuits Transient Response of RLC Circuit for Step input BW = Δf = fh-fl = fc/q Example: For GSM system, Center Frequency, w o is 800MHz, channel spacing is 200KHz, calculate the Q factor. Is it possible to make an IC for the following system with the calculated Q? Q=(w 2 -w 1 )/w 0, Q=4000. Not Possible, Since in an IC we can achieve maximum upto 10 or 15, above that we have to use discrete components to achieve max of 100.

RLC Circuits SERIES RLC Series-Parallel Transformation PARALLEL RLC

Matching Circuits Why do we need Matching? Retaining the shape of signal Maximum Power Transfer Avoid Reflections

Matching Circuits Matching Topologies: Transformer LC network L-Match π-match T-Match Tapped L/C Match

Matching Circuits Transformer Ideal Transformers do not exist Its not lossless (Cu, Core) N s /N p = (Z g /Z l )

Matching Circuits L-Match L-Match Compute Q,L,C. Only 2 Degrees of freedom, (L,C) Bandwidth limited due to Q

Other Matching Circuits Π-Match T-Match

Tapped L/C Match Other Matching Circuits

Tapped L/C Match Other Matching Circuits

Other Matching Circuits Comparision of Matching Networks

RESISTORS AND CAPACITORS PASSIVE DEVICES - does not need power supply Examples- R,L,C,M wires, diodes A= w.h ACTIVE DEVICES need power supply. R= ρl/a = (ρ/h).(l/w) Examples- MOS,BJT,JFET etc. Resistors: made up of polysilicon or metal.

Capacitor Net capacitance,c = A έ /d + fringing capacitance Fringing capacitance α (έ/d) (perimeter x height / fuzz factor) RVCE-Marching Ahead August 2015

Capacitor on IC: Area, Distance, Perimeter is important Fringing capacitance is important in normal capacitance when the distance between two plates is comparable than length an With MOSFET, well controlled, high density capacitance is achieved. RVCE-Marching Ahead August 2015

Passive IC Components: INDUCTORS B = m 0 I N / L

Passive IC Components: INDUCTORS Inductors resist change in magnetic flux thereby, induce an emf potential to oppose the change.

Inductors and Wires Inductors Below resonant frequency, parallel LC N/W acts more like a inductor and above, it acts more like a capacitor While doing layout of the inductor The top metal layer can be chosen to reduce the parasitic capacitance The gap between the wires can be increased to reduce the turn-to-turn capacitance The thickness of the wire can be increased to reduce the resistance of the wire To reduce Eddy currents Can use the top most metal layer to increase the gap b/w inductor and substrate Can use a more resistive substrate but is limited by the Latch-up problem. So use trenches and blocking mechanism to increase the resistivity

Inductors and Wires Wires L R

Wires L w w

Transmission Lines

Low Noise Amplifiers Motivation : Noise of a system is greatly influenced by the first stage in a system. Increasing gain of the first stage also reduces the overall noise factor. Example : Gain = 10dB Noise = 2dB Gain = 20dB Noise = 10dB V s ~ Stage 1 Stage 2 Nf of system is 2.4 when stage 1 has 10 db as a gain Nf of system drops is 1.5 when stage 1 has 20db as a gain

Low Noise Amplifiers First stage in the receiver side needs to be an amplifier. From the previous study, the first stage needs to have low noise and high gain. Hence, the low noise amplifier. Requirements of a low noise amplifier : Large Gain Low noise figure Linearity Input and output Matching

Low Noise Amplifiers Matching at input side : Consider the following : Input at gate side of the Mosfet looks like a capacitor. One solution could be to add a resistor at the input, considering the matching network takes care of the capacitance.

Low Noise Amplifiers Advantages Input matching is achieved. Good gain may be achieved. Disadvantages Additional R s contributes to additional noise. NF is atleast 2, i.e greater than 3dB atleast. Thus, horrible NF even before considering the Mosfet.

Low Noise Amplifiers Other possible design solutions: Disadvantages : 1) Channel noise adds up to the noise 2) Depends on g m of the device. Disadvantages : Resistor is used here, and thus adds up to the noise. Use of resistors here is not recommended. Still, used in some applications like oscilloscopes and active probes.

Low Noise Amplifiers First cut design: Analysing using small signal model

First cut design: Low Noise Amplifiers

Load side: Low Noise Amplifiers

Low Noise Amplifiers Load side: At this point too, impedance matching need to be done to get good gain. Impedance looking at load of M 2 should be same as impedance looking towards the source side of M 2 This would then allow a proper matching to transfer the required power and get a desirable gain.

Low Noise Amplifiers Load side: Z d is like a huge inductance. Thus, Z will finally look like large inductance. This will be able to drive load capacitances well.

Low Noise Amplifiers FINAL LNA DESIGN Matching is achieved here. Decent gain is achieved due to cascade stage. Noise of the circuit depends on the channel noise of the first stage mosfet. The channel noise of the first mosfet depends on the C gs of the device which in turn depends on the device geometry. Channel noise of the second mosfet doesn t play a significant role as it gets divided by the large gain. Future work includes more insight into other topologies which includes noise cancellation techniques.

Power Amplifiers Important parameters of Power Amplifier- Efficiency Linearity Generic structure of Power Amplifier- Class A Power Amplifier Max Efficiency-50% Conduction Angle- 100%

Power Amplifiers Class B Power Amplifier Max Efficiency-78.5% Conduction Angle- 50%

Power Amplifiers

Valuable suggestions