ECE 274 Digital Logic Spring Digital Design. Combinational Logic Design Process and Common Combinational Components Digital Design

Similar documents
Digital Design. Sequential Logic Design -- Controllers. Copyright 2007 Frank Vahid

ECE 274 Digital Logic Fall Digital Design. RTL Design RTL Design Method: Preview Example. RTL Design RTL Design Method

Sequential Logic (2) Synchronous vs Asynchronous Sequential Circuit. Clock Signal. Synchronous Sequential Circuits. FSM Overview 9/10/12

ECE 274 Digital Logic. Digital Design. Datapath Components Shifters, Comparators, Counters, Multipliers Digital Design

ECE 274 Digital Logic Fall 2009 Digital Design

GLONASS PhaseRange biases in RTK processing

(1) Primary Trigonometric Ratios (SOH CAH TOA): Given a right triangle OPQ with acute angle, we have the following trig ratios: ADJ

MOS Transistors. Silicon Lattice

Proposed Cable Tables for SAS2

ASY P.O. BOX 729 TERRELL, TEXAS / PAGE 1 OF 13 SAM

Algebra Practice. Dr. Barbara Sandall, Ed.D., and Travis Olson, M.S.

Defining the Rational Numbers

Patterns and Algebra

EASY DISC Assessment

Resistors, Current and Voltage measurements, Ohm s law, Kirchhoff s first and second law. Kirchhoff s first Objectives:

Elettra Evolution OK! OK! b. User manual

Positron Emission Tomography (PET) Images

ISM-PRO SOFTWARE DIGITAL MICROSCOPE OPERATION MANUAL

CS 135: Computer Architecture I. Boolean Algebra. Basic Logic Gates

Translate and Classify Conic Sections

Digital Design. Chapter 1: Introduction

RWM4400UH High Performance Hand Held Wireless Microphone System

ECE 274 Digital Logic

Question Paper Wednesday 13 Thursday 14 January 2010

Mixed CMOS PTL Adders

Section 6.1 Law of Sines. Notes. Oblique Triangles - triangles that have no right angles. A c. A is acute. A is obtuse

Math Circles Finite Automata Question Sheet 3 (Solutions)

DCM Series DC T-Series Non-Spring Return Rotary Electronic Damper Actuators

Fubini for continuous functions over intervals

A Low Power Parallel Sequential Decoder for Convolutional Codes

Experiment 3: The research of Thevenin theorem

& Y Connected resistors, Light emitting diode.

Analog Input Modules

AGA56... Analog Input Modules. Siemens Building Technologies HVAC Products

Experiment 8 Series DC Motor (II)

Online Testing for Three Fault Models in Reversible Circuits

Lecture 16. Double integrals. Dan Nichols MATH 233, Spring 2018 University of Massachusetts.

CHAPTER 3 AMPLIFIER DESIGN TECHNIQUES

Electronics Revolution. ECE 410: VLSI Design Course Lecture Notes (Uyemura textbook) Figure 1.2 (p.4) General overview of the design heirarchy.

PORCH. Canopies and Accessories. For more information. STOCKISTS For details of your nearest stockist for any product:

by Kathy Brown of The Teacher s Pet

CHAPTER 2 LITERATURE STUDY

Macroscopic and Microscopic Springs Procedure

Geometric quantities for polar curves

COMPUTER NETWORK DESIGN Network layer protocols

ITEC2620 Introduction to Data Structures

Pearson Education Limited Edinburgh Gate Harlow Essex CM20 2JE England and Associated Companies throughout the world

Kirchhoff s Rules. Kirchhoff s Laws. Kirchhoff s Rules. Kirchhoff s Laws. Practice. Understanding SPH4UW. Kirchhoff s Voltage Rule (KVR):

ECE 274 Digital Logic. Digital Design. RTL Design RTL Design Method. RTL Design Memory Components

PORCH. Canopies and Accessories DECKING SYSTEMS. For more information. STOCKISTS For details of your nearest stockist for any product:

Aspects of Digital Electronics Chemistry 838

REVIEW QUESTIONS TOPIC 5 TRIGONOMETRY I FLUENCY

SAMPLE. End of term: TEST A. Year 4. Name Class Date. Complete the missing numbers in the sequences below.

Automatic Synthesis of Compressor Trees: Reevaluating Large Counters

Homework #1 due Monday at 6pm. White drop box in Student Lounge on the second floor of Cory. Tuesday labs cancelled next week

WCCI FAIRIES

Introduction 6 Basics 8 Projects 26. Stitching terms 94. About the author 95

Student Book SERIES. Patterns and Algebra. Name

Probability and Statistics P(A) Mathletics Instant Workbooks. Copyright

ECE Digital Logic (Labs) ECE 274 Digital Logic. ECE Digital Logic (Textbook) ECE Digital Logic (Optional Textbook)

Student Book SERIES. Fractions. Name

DIN C-FORM & R-FORM PLUG, DIN SERIES VERTICAL, RIGHT ANGLE, SOLDER TAIL OR PRESS-FIT TERMINATION,.100" BACKPLANE REAR PLUG 3M TM

Unilateral and equitransitive tilings by squares of four sizes

VOLTAGE SAG IMPROVEMENT BY PARTICLE SWARM OPTIMIZATION OF FUZZY LOGIC RULE BASE

Notes on Spherical Triangles

A Novel SVPWM Technology Used in PWM Rectifiers of WPGS

Regular languages can be expressed as regular expressions.

Balancing Your Life. Ideas that might help you

Academic. Grade 9 Assessment of Mathematics SAMPLE ASSESSMENT QUESTIONS

(1) Non-linear system

3M TM PIN STRIP HEADER, 951 SERIES 2MM AND 2MM X 2MM STRAIGHT, RIGHT ANGLE AND SURFACE MOUNT, SOLDER TAIL

The Nottingham eprints service makes this work by researchers of the University of Nottingham available open access under the following conditions.

c The scaffold pole EL is 8 m long. How far does it extend beyond the line JK?

Abdominal Wound Closure Forceps

MATHEMATICS. Student Booklet

POWER TRIM. Table of Contents. Section 5C - Dual Power Trim System

Determine currents I 1 to I 3 in the circuit of Fig. P2.14. Solution: For the loop containing the 18-V source, I 1 = 0.

The PWM switch model introduced by Vatché Vorpérian in 1986 describes a way to model a voltage-mode switching converter with the VM-PWM switch model.

He has been working two jobs.

Incremental & absolute rotary encoders, heavy-duty, bearingless and feedback. Smart encoders & actuators

Exercise 1-1. The Sine Wave EXERCISE OBJECTIVE DISCUSSION OUTLINE. Relationship between a rotating phasor and a sine wave DISCUSSION

First Round Solutions Grades 4, 5, and 6

Modeling and Control of a Six-Switch Single-Phase Inverter Christopher L. Smith. Electrical Engineering

The Great-Case Cabinet Company

Simulation of a zero-sequence relay for a distribution network with EMTP-RV Discrimination between fault current and magnetizing inrush current

BACK DOOR GLASS REPLACEMENT HINT:

WORKSHOP 15 PARASOLID MODELING

Evaluating territories of Go positions with capturing races

3878 IEEE TRANSACTIONS ON COMMUNICATIONS, VOL. 61, NO. 9, SEPTEMBER Optimal Algorithms for Near-Hitless Network Restoration via Diversity Coding

Asynchronous Circuits

On the Description of Communications Between Software Components with UML

ICL7116, ICL / 2 Digit, LCD/LED Display, A/D Converter with Display Hold. Description. Features. Ordering Information. Pinouts.

Artificial Neural Network Based Backup Differential Protection of Generator-Transformer Unit

Patterns and Relationships

8.1. The Sine Law. Investigate. Tools

Polar Coordinates. July 30, 2014

Towards a Language Based Synthesis of NCL. circuits

SOLVING TRIANGLES USING THE SINE AND COSINE RULES

G9SA. Safety Relay Unit. The G9SA Series Offers a Complete Line-up of Compact Units. Model Number Structure

CS2204 DIGITAL LOGIC & STATE MACHINE DESIGN SPRING 2005

Transcription:

ECE 27 Digitl Logi Spring 29 Comintionl Logi Design Proess n Common Comintionl Components Digitl Design 2.7 2. Digitl Design Chpter 2: Comintionl Logi Design Slies to ompn the tetook Digitl Design, irst Eition, rnk Vhi, John Wile n Sons Pulishers, 27. http://www.vhi.om Copright 27 rnk Vhi Instrutors of ourses requiring Vhi's Digitl Design tetook (pulishe John Wile n Sons) hve permission to moif n use these slies for ustomr ourse-relte tivities, sujet to keeping this opright notie in ple n unmoifie. These slies m e poste s unnimte pf versions on pulil-essile ourse wesites.. PowerPoint soure (or pf with nimtions) m not e poste to pulil-essile wesites, ut m e poste for stuents on internl protete sites or istriute iretl to stuents other eletroni mens. Instrutors m mke printouts of the slies ville to stuents for resonle photooping hrge, without inurring rolties. An other use requires epliit permission. Instrutors m otin PowerPoint soure or otin speil use permissions from Wile see http://www.vhi.om for informtion. 2 Comintionl Logi Design Proess 2.7 Comintionl Logi Design Proess Emple: Three s Detetor Step Step Cpture the funtion Step 2 Convert to equtions Step 3 Implement s gtese Desription Crete truth tle or equtions, whihever is most nturl for the given prolem, to esrie the esire ehvior of the omintionl logi. This step is onl neessr if ou pture the funtion using truth tle inste of equtions. Crete n eqution for eh output ORing ll the minterms for tht output. Simplif the equtions if esire. or eh output, rete orresponing to the output s eqution. (Shring gtes mong multiple outputs is OK optionll.) Prolem: Detet three onseutive s in 8-it input: efgh Step : Cpture the funtion Truth tle or eqution? Truth tle too ig: 2^8=256 rows Eqution: rete terms for eh possile se of three onseutive s = + + e + ef + efg + fgh Step 2: Convert to eqution -- lre one e Step 3: Implement s gte-se f g h e efg ef fgh 3

Comintionl Logi Design Proess Emple: Numer of s Count Prolem: Output in inr on two outputs z the numer of s on three inputs Step : Cpture the funtion Truth tle or eqution? Truth tle is strightforwr Step 2: Convert to eqution = + + + z = + + + Step 3: Implement s gtese 5 z More Gtes NAND NOR XOR XNOR NAND: Opposite of AND ( NOT AND ) NOR: Opposite of OR ( NOT OR ) XOR: Etl input is, for 2-input XOR. (or more inputs -- o numer of s) XNOR: Opposite of XOR ( NOT XOR ) NAND NOR 2.8 NAND sme s AND with power & groun swithe Wh? nmos onuts s well, ut not s (resons eon our sope) -- so NAND more effiient Likewise, NOR sme s OR with power/groun swithe AND in CMOS: NAND with NOT OR in CMOS: NOR with NOT So NAND/NOR more ommon 6 Completeness of NAND Numer of Possile Boolen untions An Boolen funtion n e implemente using just NAND gtes. Wh? Nee AND, OR, n NOT NOT: -input NAND (or 2-input NAND with inputs tie together) AND: NAND followe NOT OR: NAND preee NOTs Likewise for NOR How mn possile funtions of 2 vriles? 2 2 rows in truth tle, 2 hoies for eh 2 (22 ) = 2 = 6 possile funtions N vriles 2 N rows 2 (2N ) possile funtions f f f2 f3 f f5 f6 f7 f8 f9 f or 2 hoies or 2 hoies or 2 hoies or 2 hoies 2 = 6 possile funtions f f2 f3 f f5 AND XOR OR NOR XNOR NAND 7 8 2

Deoers n Mues 2.9 N-it Mu Deoer: Populr omintionl logi uiling lok, in ition to logi gtes Converts input inr numer to one high output 2-input eoer: four possile input inr numers So hs four outputs, one for eh possile input inr numer Internl esign AND gte for eh output to etet input omintion Deoer with enle e Outputs ll if e= Regulr ehvior if e= n-input eoer: 2 n outputs i 3 i i i 2 i 2 i i i i i ii ii 3 2 3 i i i 2 i 3 i i 2 e 3 i i e 2 3 2 3 Wht output of 38 eoer will e sserte if ii =?. = 2. 3 = 3. 6 =. 7 = i i 38 e 2 3 5 6 7 9 Multipleor (Mu) Mu Internl Design Mu: Another populr omintionl uiling lok Routes one of its N t inputs to its one output, se on inr vlue of selet inputs input mu nees 2 selet inputs to inite whih input to route through 8 input mu 3 selet inputs N inputs log 2 (N) selets Like rilr swith 2 i i s 2 mu i i 2 s i i i3 s s i i 2 s i i i3 i i s i (*i=i) i (+i=i) mu s s 2 3

N-it Mu Emple: Two -it inputs, A (3 2 ), n B (3 2 ) -it 2 mu (just four 2 mues shring selet line) n selet etween A or B s 3 3 2 2 i 2 i s i 2 i s i 2 i s i 2 i s A I B I -it 2 D C s s Simplifing nottion: C is short f or 3 2 N-it Mu If A=5, B=2, wht is the output of the -it 2 mu if s =?. 2. 5 3. 2. 7 A I B I -it 2 D C s s 3 N-it Mu Emple Non-Iel Gte Behvior -- Del Rel gtes hve some el Outputs on t hnge immeitel fter inputs hnge our possile ispl items Temperture (T), Averge miles-per-gllon (A), Instntneous mpg (I), n Miles remining (M) -- eh is 8-its wie Choose whih to ispl using two inputs n Use 8-it mu 5 6

Enoers In Clss Eerise Enoer: Comintionl logi uiling lok with opposite funtionlit of eoer Outputs inr enoing for input signl tht is 2 enoer woul hve four inputs n 2 outputs e 2 e 3 e 2 e 3 e 2 e 3 e 2 e 3 Design 2 enoer using AND, OR, n NOT gtes. Wht if two inputs re? Cn use priorit enoer Gives priorit to the highest input tht is, n outputs inr enoing for tht input Emple: If 3= n =, will output e= n e= euse 3 hs priorit e 2 e 3 7 8 5