74CBTLV General description. 2. Features and benefits. 24-bit bus switch

Similar documents
Dual 1-of-4 FET multiplexer/demultiplexer. 1OE, 2OE, S0, and S1 select the appropriate B output for the A-input data.

74CBTLV1G125. The 74CBTLV1G125 provides a single high-speed line switch. The switch is disabled when the output enable (OE) input is high.

74CBTLV General description. 2. Features and benefits. 2-bit bus switch

The CBT3306 is characterized for operation from 40 C to +85 C.

10-bit level shifting bus switch with output enable. The CBTD3861 is characterized for operation from 40 C to +85 C.

16-bit buffer/line driver; 3-state

The 74LVT04 is a high-performance product designed for V CC operation at 3.3 V. The 74LVT04 provides six inverting buffers.

The 74LVC1G02 provides the single 2-input NOR function.

1-of-8 FET multiplexer/demultiplexer. The CBT3251 is characterized for operation from 40 C to +85 C.

The 74LVC1G34 provides a low-power, low-voltage single buffer.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Inverter with open-drain output. The 74LVC1G06 provides the inverting buffer.

2-input NAND gate; open drain. The 74LVC1G38 provides a 2-input NAND function.

Single Schmitt trigger buffer

74LVC1G General description. 2. Features and benefits. Single 2-input multiplexer

Single D-type flip-flop; positive-edge trigger. The 74LVC1G79 provides a single positive-edge triggered D-type flip-flop.

Quad R/S latch with 3-state outputs

74LVC1G07-Q100. Buffer with open-drain output. The 74LVC1G07-Q100 provides the non-inverting buffer.

Dual inverting buffer/line driver; 3-state

Hex inverting HIGH-to-LOW level shifter

1-of-2 decoder/demultiplexer

Quad 2-input NAND buffer (open collector) The 74F38 provides four 2-input NAND functions with open-collector outputs.

74LV32A. 1. General description. 2. Features and benefits. 3. Ordering information. Quad 2-input OR gate

Triple buffer with open-drain output. The 74LVC3G07 provides three non-inverting buffers.

74HC540; 74HCT540. Octal buffer/line driver; 3-state; inverting

Hex non-inverting HIGH-to-LOW level shifter

74AHC1G02-Q100; 74AHCT1G02-Q100

Octal buffer/line driver; inverting; 3-state

Hex buffer with open-drain outputs

Dual non-inverting Schmitt trigger with 5 V tolerant input

Bus buffer/line driver; 3-state

CBT3245A. 1. General description. 2. Features and benefits. 3. Ordering information. Octal bus switch

Octal buffer/driver with parity; non-inverting; 3-state

74HC7540; 74HCT7540. Octal Schmitt trigger buffer/line driver; 3-state; inverting

Low-power configurable multiple function gate

HEF4001B. 1. General description. 2. Features and benefits. 3. Ordering information. 4. Functional diagram. Quad 2-input NOR gate

Buffers with open-drain outputs. The 74LVC2G07 provides two non-inverting buffers.

74CBTLVD bit level-shifting bus switch with output enable

16-bit bus transceiver; 3-state

74HC4075; 74HCT General description. 2. Features and benefits. Ordering information. Triple 3-input OR gate

74AHC1G4212GW. 12-stage divider and oscillator

Hex non-inverting precision Schmitt-trigger

74HC4002; 74HCT General description. 2. Features and benefits. 3. Ordering information. Dual 4-input NOR gate

74HC03; 74HCT03. Quad 2-input NAND gate; open-drain output

74HC11; 74HCT General description. 2. Features and benefits. 3. Ordering information. Triple 3-input AND gate

Hex inverting buffer; 3-state

74HC86; 74HCT86. Quad 2-input EXCLUSIVE-OR gate

Quad 2-input EXCLUSIVE-NOR gate

LOCMOS (Local Oxidation CMOS) to DTL/TTL converter HIGH sink current for driving two TTL loads HIGH-to-LOW level logic conversion

Quad 2-input EXCLUSIVE-NOR gate

Octal bus switch with quad output enables

74AHC2G08; 74AHCT2G08

74LVC1G08. 1 General description. 2 Features and benefits. Single 2-input AND gate

74HC9114; 74HCT9114. Nine wide Schmitt trigger buffer; open drain outputs; inverting

74AHC1G08; 74AHCT1G08

74HC1GU04GV-Q General description. 2. Features and benefits. 3. Ordering information. 4. Marking. Inverter

1-of-4 decoder/demultiplexer

4-bit bidirectional universal shift register

HEF4002B. 1. General description. 2. Features and benefits. 3. Ordering information. 4. Functional diagram. Dual 4-input NOR gate

74AHC1G00; 74AHCT1G00

74AHC1G04; 74AHCT1G04

74AHC1GU04GV-Q General description. 2. Features and benefits. 3. Ordering information. Marking. Inverter

74AHC1G32; 74AHCT1G32

12-stage binary ripple counter

HEF4518B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Dual BCD counter

74LVCH16541A. 16-bit buffer/line driver; 3-state

Dual 4-bit static shift register

4-bit bidirectional universal shift register

74AHC1G79-Q100; 74AHCT1G79-Q100

74AHC1G79; 74AHCT1G79

74AHC30; 74AHCT30. The 74AHC30; 74AHCT30 provides an 8-input NAND function.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

74AHC374-Q100; 74AHCT374-Q100

Quad 2-input NAND Schmitt trigger

74HC377; 74HCT General description. 2. Features and benefits. 3. Ordering information

Low-power configurable multiple function gate

74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state. The 74HC574; 74HCT574 is functionally identical to:

74LVC1G86. 1 General description. 2 Features and benefits. 2-input EXCLUSIVE-OR gate

Quad 2-input EXCLUSIVE-NOR gate

74HC02; 74HCT General description. 2. Features and benefits. Ordering information. Quad 2-input NOR gate

12-stage shift-and-store register LED driver

Low-power dual supply buffer/line driver; 3-state

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

HEF4021B. 1. General description. 2. Features and benefits. 3. Ordering information. 8-bit static shift register

74ABT General description. 2. Features and benefits. 3. Ordering information. Dual D-type flip-flop with set and reset; positive edge-trigger

74HC04; 74HCT04. Temperature range Name Description Version 74HC04D 40 C to +125 C SO14 plastic small outline package; 14 leads; body width 74HCT04D

Dual 4-bit static shift register

HEF4014B-Q General description. 2. Features and benefits. 3. Applications. 8-bit static shift register

HEF4014B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. 8-bit static shift register

Quad single-pole single-throw analog switch

74AHC1G79-Q100; 74AHCT1G79-Q100

HEF4014B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. 8-bit static shift register

20-bit bus interface D-type latch; 3-state

LOCMOS (Local Oxidation CMOS) to DTL/TTL converter HIGH sink current for driving two TTL loads HIGH-to-LOW level logic conversion

74HCT General description. 2. Features and benefits. 3. Ordering information. Dual non-retriggerable monostable multivibrator with reset

16-channel analog multiplexer/demultiplexer

74CB3Q General description. 2 Features and benefits. 3 Applications. 4-bit 1-of-2 FET multiplexer/demultiplexer with charge pump

The 74LVC00A provides four 2-input NAND gates.

74AHCU04-Q General description. 2. Features and benefits. 3. Ordering information. Hex unbuffered inverter

Octal buffers with 3-state outputs

Transcription:

Rev. 6 15 December 2011 Product data sheet 1. General description The provides a dual 12-bit high-speed bus switch with separate output enable inputs (1OE, 2OE). The low on-state resistance of the switch allows connections to be made with minimal propagation delay. The switch is disabled (high-impedance OFF-state) when the output enable (noe) input is HIGH. To ensure the high-impedance OFF-state during power-up or power-down, 1OE and 2OE should be tied to the V CC through a pull-up resistor. The minimum value of the resistor is determined by the current-sinking capability of the driver. Schmitt trigger action at control input makes the circuit tolerant to slower input rise and fall times across the entire V CC range from 2.3 V to 3.6 V. This device is fully specified for partial power-down applications using I OFF. The I OFF circuitry disables the output, preventing the damaging backflow current through the device when it is powered down. 2. Features and benefits Supply voltage range from 2.3 V to 3.6 V High noise immunity Complies with JEDEC standard: JESD8-5 (2.3 V to 2.7 V) JESD8-B/JESD36 (2.7 V to 3.6 V) ESD protection: HBM JESD22-114F exceeds 2000 V MM JESD22-115- exceeds 200 V CDM EC-Q100-011 revision B exceeds 1000 V 5 switch connection between two ports Rail to rail switching on data I/O ports CMOS low power consumption Latch-up performance exceeds 250 m per JESD78B Class I level I OFF circuitry provides partial Power-down mode operation TSSOP56 packages: SOT364-1 and SOT481-2 Specified from 40 C to+85 C and 40 C to+125 C

3. Ordering information Table 1. Type number Ordering information Package Temperature range Name Description Version DGG 40 C to +125 C TSSOP56 plastic thin shrink small outline package; 56 leads; SOT364-1 body width 6.1 mm DGV 40 C to +125 C TSSOP56 plastic thin shrink small outline package; 56 leads; body width 4.4 mm SOT481-2 4. Functional diagram 10 11 12 13 14 15 16 17 18 19 110 111 1OE 56 2 3 4 5 6 7 9 10 11 12 13 14 54 53 52 51 50 48 47 46 45 44 43 42 1B0 1B1 1B2 1B3 1B4 1B5 1B6 1B7 1B8 1B9 1B10 1B11 20 21 22 23 24 25 26 27 28 29 210 211 2OE 55 15 16 18 20 21 22 23 24 25 26 27 28 41 40 39 37 36 35 34 33 32 31 30 29 2B0 2B1 2B2 2B3 2B4 2B5 2B6 2B7 2B8 2B9 2B10 2B11 001aai097 Fig 1. Logic symbol nn nbn noe 001aai099 Fig 2. Logic diagram (one switch) ll information provided in this document is subject to legal disclaimers. NXP B.V. 2011. ll rights reserved. Product data sheet Rev. 6 15 December 2011 2 of 16

5. Pinning information 5.1 Pinning n.c. 1 56 1OE 10 2 55 2OE 11 3 54 1B0 12 4 53 1B1 13 5 52 1B2 14 6 51 1B3 15 7 50 1B4 8 49 16 9 48 1B5 17 10 47 1B6 18 11 46 1B7 19 12 45 1B8 110 13 44 1B9 111 20 14 15 43 42 1B10 1B11 21 16 41 2B0 V CC 17 40 2B1 22 18 39 2B2 19 38 23 20 37 2B3 24 21 36 2B4 25 22 35 2B5 26 23 34 2B6 27 24 33 2B7 28 25 32 2B8 29 26 31 2B9 210 27 30 2B10 211 28 29 2B11 001aai100 Fig 3. Pin configuration (SOT364-1 and SOT481-2) 5.2 Pin description Table 2. Pin description Symbol Pin Description n.c. 1 not connected 10 to 111 2, 3, 4, 5, 6, 7, 9, 10, 11, 12, 13, 14 independent input or output 20 to 211 15, 16, 18, 20, 21, 22, 23, 24, 25, 26, 27, 28 independent input or output 8, 19, 38, 49 ground (0 V) V CC 17 supply voltage 2B0 to 2B11 41, 40, 39, 37, 36, 35, 34, 33, 32, 31, 30, 29 independent input or output ll information provided in this document is subject to legal disclaimers. NXP B.V. 2011. ll rights reserved. Product data sheet Rev. 6 15 December 2011 3 of 16

Table 2. Pin description continued Symbol Pin Description 1B0 to 1B11 54, 53, 52, 51, 50, 48, 47, 46, 45, 44, 43, 42 independent input or output 2OE 55 output enable input (active-low) 1OE 56 output enable input (active-low) 6. Functional description Table 3. Function table [1] Output enable input OE L H Function switch ON-state OFF-state [1] H = HIGH voltage level; L = LOW voltage level. 7. Limiting values Table 4. Limiting values In accordance with the bsolute Maximum Rating System (IEC 60134). Voltages are referenced to (ground = 0 V). Symbol Parameter Conditions Min Max Unit V CC supply voltage 0.5 +4.6 V V I input voltage [1] 0.5 +4.6 V V SW switch voltage enable and disable mode [1] 0.5 V CC + 0.5 V I IK input clamping current V I < 0.5 V 50 - m I SK switch clamping current V I < 0.5 V 50 - m I SW switch current V SW = 0 V to V CC - 128 m I CC supply current - +100 m I ground current 100 - m T stg storage temperature 65 +150 C P tot total power dissipation T amb = 40 C to+125 C [2] - 600 mw [1] The minimum input and output voltage ratings may be exceeded if the input and output current ratings are observed. [2] For TSSOP56 packages: above 55 C the value of P tot derates linearly with 8.0 mw/k. 8. Recommended operating conditions Table 5. Recommended operating conditions Symbol Parameter Conditions Min Max Unit V CC supply voltage 2.3 3.6 V V I input voltage 0 3.6 V V SW switch voltage enable and disable mode 0 V CC V T amb ambient temperature 40 +125 C t/ V input transition rise and fall rate V CC = 2.3 V to 3.6 V [1] 0 200 ns/v [1] pplies to control signal levels. ll information provided in this document is subject to legal disclaimers. NXP B.V. 2011. ll rights reserved. Product data sheet Rev. 6 15 December 2011 4 of 16

9. Static characteristics Table 6. Static characteristics t recommended operating conditions voltages are referenced to (ground = 0 V). Symbol Parameter Conditions T amb = 40 C to +85 C T amb = 40 C to +125 C Unit Min Typ [1] Max Min Max V IH HIGH-level V CC = 2.3 V to 2.7 V 1.7 - - 1.7 - V input voltage V CC = 3.0 V to 3.6 V 2.0 - - 2.0 - V V IL LOW-level input V CC = 2.3 V to 2.7 V - - 0.7-0.7 V voltage V CC = 3.0 V to 3.6 V - - 0.9-0.9 V I I input leakage pin noe; V I = to V CC ; - - 1.0-20 current V CC =3.6V I S(OFF) OFF-state V CC = 3.6 V; see Figure 4 - - 1-20 leakage current I S(ON) ON-state leakage current V CC = 3.6 V; see Figure 5 - - 1-20 I OFF power-off leakage current V I or V O = 0 V to 3.6 V; V CC =0V I CC supply current V I = or V CC ; I O = 0 ; V SW =orv CC ; V CC =3.6V I CC C I C S(OFF) C S(ON) additional supply current input capacitance OFF-state capacitance ON-state capacitance [1] ll typical values are measured at T amb =25 C. [2] One input at 3 V, other inputs at V CC or. 9.1 Test circuits - - 10-50 - - 10-50 pin noe; V I =V CC 0.6 V; V SW =orv CC ; V CC =3.6V [2] - - 300-2000 pin noe; V CC = 3.3 V; - 0.9 - - - pf V I =0Vto3.3 V V CC = 3.3 V; V I =0Vto3.3 V - 5.2 - - - pf V CC = 3.3 V; V I = 0 V to 3.3 V - 14.3 - - - pf V CC V CC V IH Is noe nbn nn Is V IL Is noe nn nbn Vl VO Vl VO 001aam032 001aam033 V I = V CC or and V O = or V CC. V I = V CC or and V O = open circuit. Fig 4. Test circuit for measuring OFF-state leakage current (one channel) Fig 5. Test circuit for measuring ON-state leakage current (one channel) ll information provided in this document is subject to legal disclaimers. NXP B.V. 2011. ll rights reserved. Product data sheet Rev. 6 15 December 2011 5 of 16

9.2 ON resistance Table 7. Resistance R ON t recommended operating conditions; voltages are referenced to (ground = 0 V); for test circuit see Figure 6. Symbol Parameter Conditions T amb = 40 C to +85 C T amb = 40 C to +125 C Unit R ON ON resistance V CC = 2.3 V to 2.7 V; see Figure 7 to Figure 9 [1] Typical values are measured at T amb =25 C and nominal V CC. [2] Measured by the voltage drop between the and B terminals at the indicated current through the switch. ON-state resistance is determined by the lower of the voltages of the two ( or B) terminals. 9.3 ON resistance test circuit and graphs [2] Min Typ [1] Max Min Max I SW =64m; V I = 0 V - 4.2 8.0-15.0 I SW =24 m; V I = 0 V - 4.2 8.0-15.0 I SW = 15 m; V I = 1.7 V - 8.4 40-60.0 V CC = 3.0 V to 3.6 V; see Figure 10 to Figure 12 I SW =64m; V I =0V - 4.0 7.0-11.0 I SW =24 m; V I =0V - 4.0 7.0-11.0 I SW = 15 m; V I = 2.4 V - 6.2 15-25.5 11 001aai109 R ON (Ω) 9 VSW V 7 V CC V IL noe nn nbn 5 (1) (2) (3) Vl ISW 001aam034 (4) 3 0 0.5 1.0 1.5 2.0 2.5 V I (V) Fig 6. R ON =V SW / I SW. (1) T amb = 125 C. Test circuit for measuring ON resistance (one channel) Fig 7. (2) T amb = 85 C. (3) T amb = 25 C. (4) T amb = 40 C. ON resistance as a function of input voltage; V CC = 2.5 V; I SW = 15 m ll information provided in this document is subject to legal disclaimers. NXP B.V. 2011. ll rights reserved. Product data sheet Rev. 6 15 December 2011 6 of 16

11 001aai110 11 001aai111 R ON (Ω) R ON (Ω) 9 9 7 7 5 (1) (2) 5 (1) (2) (3) (3) Fig 8. (4) 3 0 0.5 1.0 1.5 2.0 2.5 V I (V) (1) T amb = 125 C. (2) T amb = 85 C. (3) T amb = 25 C. (4) T amb = 40 C. ON resistance as a function of input voltage; V CC = 2.5 V; I SW = 24 m Fig 9. (4) 3 0 0.5 1.0 1.5 2.0 2.5 V I (V) (1) T amb = 125 C. (2) T amb = 85 C. (3) T amb = 25 C. (4) T amb = 40 C. ON resistance as a function of input voltage; V CC = 2.5 V; I SW = 64 m 8 001aai105 8 001aai106 R ON (Ω) R ON (Ω) 6 6 (1) (1) (2) (2) 4 (3) 4 (3) (4) (4) Fig 10. 2 0 1 2 3 4 V I (V) (1) T amb = 125 C. (2) T amb = 85 C. (3) T amb = 25 C. (4) T amb = 40 C. ON resistance as a function of input voltage; V CC = 3.3 V; I SW = 15 m Fig 11. 2 0 1 2 3 4 V I (V) (1) T amb = 125 C. (2) T amb = 85 C. (3) T amb = 25 C. (4) T amb = 40 C. ON resistance as a function of input voltage; V CC = 3.3 V; I SW = 24 m ll information provided in this document is subject to legal disclaimers. NXP B.V. 2011. ll rights reserved. Product data sheet Rev. 6 15 December 2011 7 of 16

7.5 R ON (Ω) 6.5 001aai107 5.5 4.5 (1) (2) (3) 3.5 (4) 2.5 0 1 2 3 4 V I (V) (1) T amb = 125 C. (2) T amb = 85 C. (3) T amb = 25 C. (4) T amb = 40 C. Fig 12. ON resistance as a function of input voltage; V CC = 3.3 V; I SW = 64 m 10. Dynamic characteristics Table 8. Dynamic characteristics = 0 V; for test circuit see Figure 15 Symbol Parameter Conditions T amb = 40 C to +85 C T amb = 40 C to +125 C Unit Min Typ [1] Max Min Max t pd propagation delay nn to nbn or nbn to nn; see Figure 13 [2][3] V CC = 2.3 V to 2.7 V - - 0.13-0.2 ns V CC = 3.0 V to 3.6 V - - 0.2-0.31 ns t en enable time noe to nn or nbn; see Figure 14 [4] V CC = 2.3 V to 2.7 V 1.0 2.0 7.0 1.0 7.8 ns V CC = 3.0 V to 3.6 V 1.0 1.7 6.2 1.0 6.8 ns t dis disable time noe to nn or nbn; see Figure 14 [5] V CC = 2.3 V to 2.7 V 1.0 2.6 7.2 1.0 8.1 ns V CC = 3.0 V to 3.6 V 1.0 3.0 7.7 1.0 8.8 ns [1] ll typical values are measured at T amb =25 C and at nominal V CC. [2] The propagation delay is the calculated RC time constant of the on-state resistance of the switch and the load capacitance, when driven by an ideal voltage source (zero output impedance). [3] t pd is the same as t PLH and t PHL. [4] t en is the same as t PZH and t PZL. [5] t dis is the same as t PHZ and t PLZ. ll information provided in this document is subject to legal disclaimers. NXP B.V. 2011. ll rights reserved. Product data sheet Rev. 6 15 December 2011 8 of 16

11. Waveforms V I input 0 V t PHL t PLH V OH output V OL 001aai367 Fig 13. Measurement points are given in Table 9. Logic levels: V OL and V OH are typical output voltage levels that occur with the output load. The data input (nn or nbn) to output (nbn or nn) propagation delays Table 9. Measurement points Supply voltage Input Output V CC V I t r = t f V X V Y 2.3 V to 2.7 V 0.5V CC V CC 2.0 ns 0.5V CC V OL +0.15V V OH 0.15 V 3.0 V to 3.6 V 0.5V CC V CC 2.0 ns 0.5V CC V OL +0.3V V OH 0.3 V V I noe input t PLZ t PZL output LOW-to-OFF OFF-to-LOW V CC V OL V X t PHZ t PZH output HIGH-to-OFF OFF-to-HIGH V OH switch enabled V Y switch disabled switch enabled 001aak860 Fig 14. Measurement points are given in Table 9. Logic levels: V OL and V OH are typical output voltage levels that occur with the output load. Enable and disable times ll information provided in this document is subject to legal disclaimers. NXP B.V. 2011. ll rights reserved. Product data sheet Rev. 6 15 December 2011 9 of 16

V I negative pulse 0 V 90 % 10 % t W t f t r t r t f V I positive pulse 0 V 10 % 90 % t W V EXT V CC G V I DUT V O RL RT CL RL 001aae331 Fig 15. Test data is given in Table 10. Definitions for test circuit: R L = Load resistance. C L = Load capacitance including jig and probe capacitance. R T = Termination resistance should be equal to the output impedance Z o of the pulse generator. V EXT = External voltage for measuring switching times. Test circuit for measuring switching times Table 10. Test data Supply voltage Load V EXT V CC C L R L t PLH, t PHL t PZH, t PHZ t PZL, t PLZ 2.3 V to 2.7 V 30 pf 500 open 2V CC 3.0 V to 3.6 V 50 pf 500 open 2V CC ll information provided in this document is subject to legal disclaimers. NXP B.V. 2011. ll rights reserved. Product data sheet Rev. 6 15 December 2011 10 of 16

12. Package outline TSSOP56: plastic thin shrink small outline package; 56 leads; body width 6.1 mm SOT364-1 D E X c y H E v M Z 56 29 Q 2 1 ( ) 3 pin 1 index 1 28 detail X L p L θ e bp w M 0 2.5 5 mm scale DIMENSIONS (mm are the original dimensions). UNIT 1 2 3 b p c D (1) E (2) e H E L L p Q v w y Z max. 0.15 1.05 0.28 0.2 14.1 6.2 8.3 0.8 0.50 0.5 mm 1.2 0.25 0.5 1 0.25 0.08 0.1 0.05 0.85 0.17 0.1 13.9 6.0 7.9 0.4 0.35 0.1 θ o 8 o 0 Notes 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included. OUTLINE VERSION REFERENCES IEC JEDEC JEIT EUROPEN PROJECTION ISSUE DTE SOT364-1 MO-153 99-12-27 03-02-19 Fig 16. Package outline SOT364-1 (TSSOP56) ll information provided in this document is subject to legal disclaimers. NXP B.V. 2011. ll rights reserved. Product data sheet Rev. 6 15 December 2011 11 of 16

TSSOP56: plastic thin shrink small outline package; 56 leads; body width 4.4 mm SOT481-2 D E X c y H E v M Z 56 29 2 1 ( ) 3 pin 1 index θ L p L 1 28 detail X e b p w M 0 2.5 5 mm scale DIMENSIONS (mm are the original dimensions) UNIT 1 2 3 b p c D (1) E (2) e H E L L p v w y Z max. (1) mm 1.2 0.15 0.05 1.05 0.80 0.25 0.23 0.13 0.20 0.09 11.4 11.2 4.5 4.3 0.4 6.6 6.2 1 0.75 0.45 0.2 0.07 0.08 0.4 0.1 θ o 8 o 0 Notes 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. 2. Plastic or metal protrusions of 0.25 mm maximum per side are not included. OUTLINE VERSION REFERENCES IEC JEDEC JEIT EUROPEN PROJECTION ISSUE DTE SOT481-2 - - - MO-194 - - - 01-11-24 Fig 17. Package outline SOT481-2 (TSSOP56) ll information provided in this document is subject to legal disclaimers. NXP B.V. 2011. ll rights reserved. Product data sheet Rev. 6 15 December 2011 12 of 16

13. bbreviations Table 11. cronym CDM CMOS DUT ESD HBM MM bbreviations Description Charged Device Model Complementary Metal-Oxide Semiconductor Device Under Test ElectroStatic Discharge Human Body Model Machine Model 14. Revision history Table 12. Revision history Document ID Release date Data sheet status Change notice Supersedes v.6 20111215 Product data sheet - v.5 Modifications: Legal pages updated. v.5 20101230 Product data sheet - v.4 v.4 20100816 Product data sheet - v.3 v.3 20100112 Product data sheet - v.2 v.2 20090826 Product data sheet - v.1 v.1 20080620 Product data sheet - - ll information provided in this document is subject to legal disclaimers. NXP B.V. 2011. ll rights reserved. Product data sheet Rev. 6 15 December 2011 13 of 16

15. Legal information 15.1 Data sheet status Document status [1][2] Product status [3] Definition Objective [short] data sheet Development This document contains data from the objective specification for product development. Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. Product [short] data sheet Production This document contains the product specification. [1] Please consult the most recently issued document before initiating or completing a design. [2] The term short data sheet is explained in section Definitions. [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com. 15.2 Definitions Draft The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet short data sheet is an extract from a full data sheet with the same product type number(s) and title. short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail. Product specification The information and data provided in a Product data sheet shall define the specification of the product as agreed between and its customer, unless and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the product is deemed to offer functions and qualities beyond those described in the Product data sheet. 15.3 Disclaimers Limited warranty and liability Information in this document is believed to be accurate and reliable. However, does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. In no event shall be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of. Right to make changes reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an product can reasonably be expected to result in personal injury, death or severe property or environmental damage. accepts no liability for inclusion and/or use of products in such equipment or applications and therefore such inclusion and/or use is at the customer s own risk. pplications pplications that are described herein for any of these products are for illustrative purposes only. makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using products, and accepts no liability for any assistance with applications or customer product design. It is customer s sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer s applications and products planned, as well as for the planned application and use of customer s third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer s applications or products, or the application or use by customer s third party customer(s). Customer is responsible for doing all necessary testing for the customer s applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer s third party customer(s). NXP does not accept any liability in this respect. Limiting values Stress above one or more limiting values (as defined in the bsolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device. Terms and conditions of commercial sale products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. hereby expressly objects to applying the customer s general terms and conditions with regard to the purchase of products by customer. No offer to sell or license Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Export control This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities. ll information provided in this document is subject to legal disclaimers. NXP B.V. 2011. ll rights reserved. Product data sheet Rev. 6 15 December 2011 14 of 16

Non-automotive qualified products Unless this data sheet expressly states that this specific product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond specifications such use shall be solely at customer s own risk, and (c) customer fully indemnifies for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond standard warranty and product specifications. 15.4 Trademarks Notice: ll referenced brands, product names, service names and trademarks are the property of their respective owners. 16. Contact information For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com ll information provided in this document is subject to legal disclaimers. NXP B.V. 2011. ll rights reserved. Product data sheet Rev. 6 15 December 2011 15 of 16

17. Contents 1 General description...................... 1 2 Features and benefits.................... 1 3 Ordering information..................... 2 4 Functional diagram...................... 2 5 Pinning information...................... 3 5.1 Pinning............................... 3 5.2 Pin description......................... 3 6 Functional description................... 4 7 Limiting values.......................... 4 8 Recommended operating conditions........ 4 9 Static characteristics..................... 5 9.1 Test circuits............................ 5 9.2 ON resistance.......................... 6 9.3 ON resistance test circuit and graphs........ 6 10 Dynamic characteristics.................. 8 11 Waveforms............................. 9 12 Package outline........................ 11 13 bbreviations.......................... 13 14 Revision history........................ 13 15 Legal information....................... 14 15.1 Data sheet status...................... 14 15.2 Definitions............................ 14 15.3 Disclaimers........................... 14 15.4 Trademarks........................... 15 16 Contact information..................... 15 17 Contents.............................. 16 Please be aware that important notices concerning this document and the product(s) described herein, have been included in section Legal information. NXP B.V. 2011. ll rights reserved. For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com Date of release: 15 December 2011 Document identifier: