Evaluation of the Parameters of Ring Oscillators

Similar documents
Design of low threshold Full Adder cell using CNTFET

NOVEL OSCILLATORS IN SUBTHRESHOLD REGIME

CNTFET Based Energy Efficient Full Adder

An Optimal Design of Ring Oscillator and Differential LC using 45 nm CMOS Technology

An Analysis of Novel CMOS Ring Oscillator Using LECTOR Technique with Minimum Leakage

A Low Noise, Voltage Control Ring Oscillator Based on Pass Transistor Delay Cell

Performance Optimization of Dynamic and Domino logic Carry Look Ahead Adder using CNTFET in 32nm technology

The Design of SET-CMOS Hybrid Logic Style of 1-Bit Comparator

A CMOS CURRENT CONTROLLED RING OSCILLATOR WITH WIDE AND LINEAR TUNING RANGE

Design of Sub-10-Picoseconds On-Chip Time Measurement Circuit

DESIGN AND VERIFICATION OF ANALOG PHASE LOCKED LOOP CIRCUIT

LOW LEAKAGE CNTFET FULL ADDERS

DESIGNING A NEW RING OSCILLATOR FOR HIGH PERFORMANCE APPLICATIONS IN 65nm CMOS TECHNOLOGY

Design and Analysis of Double Gate MOSFET Operational Amplifier in 45nm CMOS Technology

Design of Low Power Baugh Wooley Multiplier Using CNTFET

Design of Nano-Electro Mechanical (NEM) Relay Based Nano Transistor for Power Efficient VLSI Circuits

IJSRD - International Journal for Scientific Research & Development Vol. 2, Issue 03, 2014 ISSN (online):

PHASE-LOCKED loops (PLLs) are widely used in many

Implementation of Current Reuse Structure in LNAUsing 90nm VLSI Technology for ISM Radio Frequency System

Design of Low Power Energy Efficient CMOS Circuits with Adiabatic Logic

Analysis and Simulation of a Low-Leakage 6T FinFET SRAM Cell Using MTCMOS Technique at 45 nm Technology

DESIGN OF A NOVEL CURRENT MIRROR BASED DIFFERENTIAL AMPLIFIER DESIGN WITH LATCH NETWORK. Thota Keerthi* 1, Ch. Anil Kumar 2

Efficient VCO using FinFET

Noise Tolerance Dynamic CMOS Logic Design with Current Mirror Circuit

An Efficient Design of CMOS based Differential LC and VCO for ISM and WI-FI Band of Applications

Power Optimization for Ripple Carry Adder with Reduced Transistor Count

Design of Low Noise 16-bit CMOS Digitally Controlled Oscillator

AS THE semiconductor process is scaled down, the thickness

CHAPTER 1 INTRODUCTION

Investigation on Performance of high speed CMOS Full adder Circuits

Design of Low Power CMOS Startup Charge Pump Based on Body Biasing Technique

Performance Improvement of Delta Sigma Modulator for Wide-Band Continuous-Time Applications

CNTFET based Highly Durable Radix-4 Multiplier using an Efficient Hybrid Adder

International Journal of Scientific & Engineering Research, Volume 6, Issue 7, July ISSN

Comparative Analysis of Fine Based 1 Bit Full Adder for Different Logic Styles

DIGITAL INTEGRATED CIRCUITS A DESIGN PERSPECTIVE 2 N D E D I T I O N

Design Analysis of 1-bit Comparator using 45nm Technology

Novel Buffer Design for Low Power and Less Delay in 45nm and 90nm Technology

Rail-To-Rail Output Op-Amp Design with Negative Miller Capacitance Compensation

Implementation of Mod-16 Counter using Verilog-A Model of CNTFET

Analysis of Low Power-High Speed Sense Amplifier in Submicron Technology

Single-Ended to Differential Converter for Multiple-Stage Single-Ended Ring Oscillators

DESIGN AND PERFORMANCE ANALYSIS OF NINE STAGES CMOS BASED RING OSCILLATOR

Design of 2.4 GHz Oscillators In CMOS Technology

CHAPTER 6 DIGITAL CIRCUIT DESIGN USING SINGLE ELECTRON TRANSISTOR LOGIC

Analysis and Design of High Speed Low Power Comparator in ADC

ISSN: International Journal of Engineering and Innovative Technology (IJEIT) Volume 1, Issue 2, February 2012

Optimization of Digitally Controlled Oscillator with Low Power

Simulation and Analysis of CNTFETs based Logic Gates in HSPICE

Experimental Design of a Ternary Full Adder using Pseudo N-type Carbon Nano tube FETs.

Figure.1. Schematic of 4-bit CLA JCHPS Special Issue 9: June Page 101

Design and Performance Analysis of SOI and Conventional MOSFET based CMOS Inverter

Design of a Capacitor-less Low Dropout Voltage Regulator

DESIGN AND ANALYSIS OF LOW POWER CHARGE PUMP CIRCUIT FOR PHASE-LOCKED LOOP

Design and Analysis of High Frame Rate Capable Active Pixel Sensor by Using CNTFET Devices for Nanoelectronics

A CMOS Analog Front-End Circuit for MEMS Based Temperature Sensor

A CMOS Phase Locked Loop based PWM Generator using 90nm Technology Rajeev Pankaj Nelapati 1 B.K.Arun Teja 2 K.Sai Ravi Teja 3

CMOS VLSI Design (A3425)

1P6M 0.18-µm Low Power CMOS Ring Oscillator for Radio Frequency Applications

A Performance Comparision of OTA Based VCO and Telescopic OTA Based VCO for PLL in 0.18um CMOS Process

A Multiobjective Optimization based Fast and Robust Design Methodology for Low Power and Low Phase Noise Current Starved VCO Gaurav Sharma 1

Analysis of New Dynamic Comparator for ADC Circuit

DESIGN OF MULTIPLYING DELAY LOCKED LOOP FOR DIFFERENT MULTIPLYING FACTORS

Ambipolar electronics

A 6.0 GHZ ICCO (INDUCTOR-LESS CURRENT CONTROLLED OSCILLATOR) WITH LOW PHASE NOISE

THE BASIC BUILDING BLOCKS OF 1.8 GHZ PLL

Comparison of 32nm High-k Metal Gate Predictive Technology Model CMOS and MOSFET-Like CNFET compact Model Based Domino logic Circuits

Design of Low Phase Noise and Wide Tuning Range Voltage Controlled Oscillator for Modern Communication System

ISSN (PRINT): , (ONLINE): , VOLUME-3, ISSUE-8,

CMOS Inverter & Ring Oscillator

A Novel Design of Low Voltage,Wilson Current Mirror based Wideband Operational Transconductance Amplifier

/$ IEEE

[Kumar, 2(9): September, 2013] ISSN: Impact Factor: 1.852

LOW POWER VLSI TECHNIQUES FOR PORTABLE DEVICES Sandeep Singh 1, Neeraj Gupta 2, Rashmi Gupta 2

A 1.2V 8 BIT SAR ANALOG TO DIGITAL CONVERTER IN 90NM CMOS

Design and Performance Analysis of High Speed Low Power 1 bit Full Adder

Analysis and Design of a 1GHz PLL for Fast Phase and Frequency Acquisition

Parallel Self Timed Adder using Gate Diffusion Input Logic

CHAPTER 6 PHASE LOCKED LOOP ARCHITECTURE FOR ADC

Low Power Phase Locked Loop Design with Minimum Jitter

A Low-Power High-speed Pipelined Accumulator Design Using CMOS Logic for DSP Applications

DESIGN OF LOW POWER VCO ENABLED QUANTIZER IN CONTINUOUS TIME SIGMA DELTA ADC FOR SIGNAL PROCESSING APPLICATION

Performance Analysis of Energy Efficient and Charge Recovery Adiabatic Techniques for Low Power Design

A Survey of the Low Power Design Techniques at the Circuit Level

Enhancement of Design Quality for an 8-bit ALU

A Design Comparison of Low Power 50 nm Technology Based Inverter with Sleep Transistor and MTCMOS Scheme

Performance Comparison of CMOS and Finfet Based Circuits At 45nm Technology Using SPICE

A Low Power Array Multiplier Design using Modified Gate Diffusion Input (GDI)

Analysis of shift register using GDI AND gate and SSASPL using Multi Threshold CMOS technique in 22nm technology

A HIGH SPEED & LOW POWER 16T 1-BIT FULL ADDER CIRCUIT DESIGN BY USING MTCMOS TECHNIQUE IN 45nm TECHNOLOGY

A performance comparison of single ended and differential ring oscillator in 0.18 µm CMOS process

Layout Design of LC VCO with Current Mirror Using 0.18 µm Technology

Analysis and Design of High Speed Low Power Comparator in ADC

Power Efficiency of Half Adder Design using MTCMOS Technique in 35 Nanometre Regime

A Review of Phase Locked Loop Design Using VLSI Technology for Wireless Communication.

Designing of Charge Pump for Fast-Locking and Low-Power PLL

Carbon Nanotubes FET based high performance Universal logic using Cascade Voltage Switch Logic

Lecture 7: Components of Phase Locked Loop (PLL)

DESIGNING powerful and versatile computing systems is

PARAMETRIC ANALYSIS OF DFAL BASED DYNAMIC COMPARATOR

Transcription:

Evaluation of the Parameters of Ring Oscillators Using the CMOS and CNT 32nm Technology Suraj Singh Bhadouria 1, Nikhil Saxena 2 1 PG Scolar, 2 Assistant professor Department of Electronics & Communication Engineering, ITM Gwalior 12. Abstract: In this article a comparative study of various parameters of ring oscillators were evaluated using CMOS and CNT based transistors in 32nm technology. After the comparative study the results exhibited that the CNT based transistor technology displayed better results as compared to the CMOS transistor based technology. The various parameters evaluated were Power Consumption including two factors: leakage power and leakage current as well as Frequency and Delay. In this article to determine these parameters in both CMOS and CNTFET based technology with the help of SPICE simulation tool. The power consumption and delay is reduced in ring oscillators using CNT transistor based technology. The frequency also exhibited better in CNTFET based technology because time duration is reduced in this technology as compared to CMOS transistor technology. Overall concept of this article CNT transistor based technology indicates better evaluation and performance parameters for ring oscillators as compared to CMOS technology. Keywords: Carbon nanotubes, CMOS, Ring Oscillators, Power Consumption, Frequency, Delay. I. INTRODUCTION There is a ubiquitous oscillatory behavior profound in all physical systems. These behaviors are mostly and especially exhibited in optical and electronic systems. The selection of the channels and the translation of frequency to various information signals is performed via oscillators in different systems of light wave communication and the radiofrequency. These oscillators also perform as the synchronization operations, wherever there is a requirement of time references like as in the clock signal, therefore these are also present in those electronic systems which are digital. A regular periodic signal or the time reference which is exhibited perfectly is designated as perfect oscillator. There are many unwanted factors which hampers the performance of the physical oscillators being perturbation or the noise. Whilst, using the practical oscillators for producing the signals, they were unable to produce the perfectly periodic signals, as it is a physical system which is noisy, and the response which is produced regarding the noisy perturbation is unique and this characteristic makes them unique [1]. The availability of the oscillator are in multiple variety but their performance regarding various performance issues is different amongst the classes of oscillators being the operational principle and working, oscillation band frequency and their performance in the environment of perturbation or the noisy environment. There are a variety of oscillators which re being used but comparing all of them, ith has been noticed that the ring oscillators work better than the relaxation oscillators but on comparing them with the sinusoidal oscillators they are less i.e the performance of the ring oscillators as compared with the two other types of oscillators, relaxation and sinusoidal the ring has been found to perform better than the relaxation but its performance is deprived as compared to the sinusoidal [2]. Various other scientists are working on the improvisation of ring oscillator performances so as to attain excellent and better level of satisfaction. Further, the scientists are also exhibiting better and successful results in the communication systems, as the satisfaction level is attained in both the important parameters being the operational speed and noise performance [1][2]. The basic items of the current electronic and the new technological advancements are the transistors. The materials which can be utilized in these nanostructures are nano-tubes or wires, graphene. The first nano transistor was developed in the year of 1998. This is a new emerging field in the ring oscillators and transistors which is now-a-days replacing and exchanging the existing technology of CMOS (complementary metal-oxide semiconductors) in terms of performance limits which are specified, the potential applications are identified with efficient electronic properties along with the physical modeling. Infact, CNTFET is currently holding the topmost position regarding the nanoelectronics future and have now started being considered as one of the important and favorite alternative for the CMOS devices as the results attained by using the CNT 32nm are better than the CMOS. They cover all the main features within them being the consumption of the power is low and the results accomplished is high. Further, the single wallend carbon nanotube exhibits attractive, different and unique properties. It exhibits high ranges of lengths from few tens of nanometers to various centimeters, showing single digit nanometer and also the thermal stabilities. The consumption of the power is also low as the CNTFET used is single walled carbon nanotube which functions as a channel. Now, there is a fast and speedious growth of CNT technology based 1979

transistors and oscillators, both theoretically as well as experimentally, because of its increasing demands for their effective and efficient better properties [3]. For the future prospects, it is exhibited that the higher performance of the nano-electronic circuits is only possible using the transistors, amongst them the best results can be attained using the carbon nanotubes field effect transistor. CNTFET can further downscale the digital electronics as compared to CMOS technology as it has reached the physical fundamental limits. The aforementioned downscaling is performed and compared amongst both the technologies using the Moore s law. As, we are heading towards the advanced technology, the demands of the market in the current scenario is enhancing the system on chip significance, i.e the maximum number of transistors which are possible on single chip. For comparing the performance of the digital circuits, the only criteria for comparing should not only be the digital performance [4][5]. II. LITERATURE REVIEW Saxena et.al 2017 stated that for the production of the ring oscillators the use of carbon nanotube transistors exhibited better results as compared to the silicon based transistors. These results were based on the analysis which was performed using the carbon nanotube field effect transistor based on the ring oscillators. They stated that this CNFET was the nearest and one of the best possible substitution for the silicon based integrated circuit technology, as the increase in the performance of the conventional methods exhibited fundamental physical limits in near future. Their research was highly influenced by the community of material science as there are many existing materials which create obstacles and practically compete with the existing transistors. They compared carbon nanotubes with graphene in their studies and exhibited that the former displayed better properties for the producing the field effect transistor. They also said that the aforementioned can cover the complete production technologies. So they have concludes stating that the CNFET used is better than the silicon based transistor for making ring oscillator [4]. Shivhare et.al in 2016 stated the CMOS ring oscillator which was designed for low power and was used for the analysis of power consumption. In this paper, there was comparison of two designs i.e this low power design for power consumption was compared to various existing designs. In this paper the simulations were performed using the Cadence virtuoso tool 180 nm CMOS technology and the obtained results were analyzed for the power consumption. Further, the positive feedbacks were used by the ring oscillator which was proposed via the circuits which were based on the inverter and were operated with nine cascading CMOS inverter. The results obtained exhibited that when compared to the previous designs the consumption of the power was decreased by 28.4% at 0.9v and 54.6% at 1v [6]. Sarkar et.al 2009 have stated about the operating principle and the structure of the ring oscillators. They have described about the oscillation frequency of a of a CMOS delay cell which is based on the conventional ring oscillator. In their work they have also calculated the propagation delay of the delay stages. They have also exhibited the limitations along with the conventional ring oscillator and they have also suggested and described some of the techniques using which these limitations can be overcome. They have also indicated the modified structures of ring oscillators which can exhibit higher frequency oscillations. The modified structures being negative skewed delay RO, multi feedback RO, coupled Ro etc. they have also investigated about the noise sources effect on the ring oscillator output. They have also stated the applications which were highly efficient for the tuning characteristics of the voltage and were able to exhibit multiphase outputs. These aforementioned applications were based on the ring oscillators [2]. III. RESARCH METHODOLOGY Fig.1 Representation of Three Phase Ring Oscillator Using CMOS Technology The ring oscillators discussed in the proposed study using the CMOS and CNT 32nm Technology is found to comprise of distinct inverter amplifier phases incorporating a feedback to the input. Further, these devices are found to be utilized in the PLL devices. From this study it can be seen that inverted output is achieved at the odd number of phases were the oscillation starts,as the input is 1980

provided at the primary phase. The phases considered for the comparison are represented in the below Fig. 1 and fig.2. Indicating three phase Ring oscillator using CMOS and cnt based transistor technology. Figure 2: Representation of Three Phase Ring Oscillator using CNT Technology The design of the ring oscillator is developed considering the significant factor such as gate delay as the gate cannot switch instantly since these are fabricated with MOSFET. Also the charging of the gate capacitance is performed before the flow of current between drain and source such that there is delay within every inverter to deliver output. Therefore, the number of phases has been increased in the ring oscillator to provide higher gate delay. The effect of single inverter amplifier with a negative feedback is provided by considering the odd number of inverter stages that gives a gain of value greater than 1. This process is performed such that an amplified output is obtained in an opposite direction to the input with an amount more than the input. The amplified and inverted output that is obtained is further propagated to the input with delay such that the received output is again amplified and inverted. IV. RESULTS AND DISCUSSION In the proposed study is simulated using transient analysis varying from 0 ps to 200 ps to determine the Power consumption as shown in Fig.3. The result obtained indicates that Power dissipation 29.01E-10W at 71 ps and average power dissipation is given by 4.9636E-06W. Also, the power consumption is found to be linear as CMOS transistor takes time to stabilize itself. Besides, ring oscillator provides the fluctuations in the waveform of power consumption which is found to be considerably varying even at small change. Figure.3. Simulation of Three Phase Ring Oscillator Using CMOS Technology 1981

Figure.4: Simulation of Three Phase Ring Oscillator Using CNT Technology. The transient analysis is performed by maintaining the frequency at 341 MHz.. As the supply voltage is maintained at 1V with a simulated frequency of 1 Hz At 19.95 MHz, the noise is found to be 7.55 kdbc/hz. Therefore, the Periodic noise response with respect to the transient analysis is found to vary from 0 to 200ps for a period. Comparative Table of 3 Stage Ring Oscillators with 32nm CNT and CMOS Technology Performance Parameter CMOS CNT Technology 32nm 32nm Supply voltage 1V 1V Frequency 300MHz 340MHz Average power 4.9636E-06W 8.2689E-07W Leakage power 29.01E-10W 5.579E-10W Leakage current 29.01E-10A 5.579E-10A Table 1 represents the comparison of results obtained in the existing research with that of proposed research. The previous study indicates that unit delay while the proposed research shows the delay of 3-stage. From this research it was observed that the delay increases with the increase in number of stages in the circuit. Furthermore the oscillation frequency of the oscillator is determined by the calculation of PSS. Also, PNOISE is used for the calculation of noise folding and frequency convention effects. In this study, it was noticed that an overall power is reduced by 18.9 %. In addition, a reduction in phase noise and frequency jitter to.34 kdbc/hz and 31.63 KHz respectively were observed. V. CONCLUSION The proposed research has successfully designed a 3-stage ring oscillator and was simulated using spice tool in 32 nm technology. This research also conducted a relative study of various parameters of ring oscillators using the comparative of CMOS and CNT transistor based technology. Further, several significant parameters i.e. delay, power, phase noise were analyzed and reduced to 1982

enhance the efficiency of ring oscillator. Also, this research has been utilized to decreased power consumption and frequency to perform optimized operation of the ring oscillator. REFERENCES [1] Asad A. Abidi, Phase Noise and Jitter in CMOS Ring Oscillators, IEEE Journal of Solid-State Circuits, Vol. 41, No. 8, pp. 1803-1816, August 2006. [2] A. K. M. Kamruzzaman Mollah, Roberto Rosales, Sassan Tabatabaei, James Cicalo, and André Ivanov, Design of a Tunable Differential Ring Oscillator With Short Start-Up and Switching Transients, IEEE Transactions On Circuits And Systems, Vol. 54, No. 12, pp. 2669-2682, December 2007. [3] Mohammed M. Abdul-Latif, and Edgar Sánchez-Sinencio, Low Phase Noise Wide Tuning Range N-Push Cyclic-Coupled Ring Oscillators, IEEE Journal Of Solid-State Circuits, Vol. 47, No. 6, pp. 1278-1294, June 201 [4] Lobna Imsaddak, Dalenda Ben Issa, Aabdennaceur Kachouri, Low Power of Ring Oscillator Based on CNTFET, IJCSI International Journal of Computer Science Issues, Vol. 10, Issue 3, No 2, ISSN (Print): 1694-0814 ISSN (Online): 1694-0784, May 2013 [5] Shivhare A, Gupta M.K, Low Power Ring Oscillator at 180nm CMOS Technology, International Journal of Computer Applications (0975 8887) Volume 144 No.8, June 2016. [6] Chandramohan K, Nikhil Saxena, Sapna Navre, Sonal Soni, Carbon Nanotube Transistor Based Novel Ring Oscillator with Minimum Power Consumption at 32 nm Technology Node, Journal of VLSI Design Tools & Technology, ISSN: 2249-474X (Online), ISSN: 2321-6492 (Print), Volume 7, Issue 3, 2017 [7] Chang C.K, Tsai Y.K, Cheng K.H and Lu L.H, A 0.3-V 7.6-fJ/conv-step Delta-Sigma Time-to- Digital Converter with a Gated-Free Ring Oscillator, IEEE, 978-1-5090-4991-2/17 2017. 1983