FAST CMOS OCTAL BIDIRECTIONAL TRANSCEIVER

Similar documents
BIDIRECTIONAL TRANSCEIVER

IDT74FCT257AT/CT/DT FAST CMOS QUAD 2-INPUT MULTIPLEXER

FAST CMOS 8-BIT IDENTITY COMPARATOR

FAST CMOS OCTAL LATCHED TRANSCEIVER

IDT74FCT540AT/CT FAST CMOS OCTAL BUFFER/LINE DRIVER DESCRIPTION: FUNCTIONAL BLOCK DIAGRAM FEATURES:

IDT74FCT2374AT/CT FAST CMOS OCTAL D REGISTER (3-STATE)

IDT54/74FCT162244T/AT/CT/ET

3.3V CMOS 20-BIT BUFFER

FAST CMOS 16-BIT BIDIRECTIONAL 3.3V TO 5V TRANSLATOR

3.3V CMOS 16-BIT REGISTER (3-STATE)

IDT74FCT163373A/C 3.3V CMOS 16-BIT TRANSPARENT LATCH

FAST CMOS 16-BIT REGISTER (3-STATE)

IDT54/74FCT16374AT/CT/ET

3.3V CMOS 16-BIT BIDIRECTIONAL TRANSCEIVER

FAST CMOS 20-BIT BUFFERS

IDT54/74FCT16240AT/CT/ET

FAST CMOS 16-BIT REGISTER (3-STATE)

3.3V CMOS 1-TO-10 CLOCK DRIVER

FAST CMOS BUFFER/CLOCK DRIVER

HIGH-PERFORMANCE CMOS BUS TRANSCEIVERS

FAST CMOS OCTAL BUFFER/LINE DRIVER

3.3V CMOS 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O

IDT74ALVC V CMOS 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

3.3V CMOS 16-BIT 2DIR 1OE 36

FAST CMOS BUFFER CLOCK/DRIVER

3.3V CMOS IDT74LVCH16244A 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O AND BUS-HOLD FEATURES: DESCRIPTION: DRIVE FEATURES:

3.3V CMOS 16-BIT EDGE TRIGGERED D-TYPE FLIP- FLOP WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O, BUS-HOLD

3.3V CMOS 16-BIT DESCRIPTION: 2DIR 1OE 36

3.3V CMOS 16-BIT BUS TRANSCEIVER WITH 5 VOLT TOLERANT I/O AND BUS-HOLD

3.3V CMOS 16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS AND 5 VOLT TOLERANT I/O

3.3V CMOS 16-BIT TRANS- PARENT D-TYPE LATCH WITH 3-STATE OUTPUTS AND BUS-HOLD

FAST CMOS 1-TO-10 CLOCK DRIVER

QUICKSWITCH PRODUCTS HIGH-SPEED CMOS QUICKSWITCH 8-BIT BUS SWITCH

CMOS 16-BIT 3.3V TO 5V LEVEL SHIFTING TRANSCEIVER WITH 3-STATE OUTPUTS 2DIR 48 1OE. 3.3V Port. 5V Port

LOW-VOLTAGE 16-BIT BUS SWITCH

QUICKSWITCH PRODUCTS HIGH-SPEED CMOS QUICKSWITCH 16:8 MULTIPLEXER

LOW-VOLTAGE QUADRUPLE BUS SWITCH 11 4B

QUICKSWITCH PRODUCTS HIGH-SPEED CMOS QUICKSWITCH DUAL 4:1 MUX/DEMUX

3.3V LOW SKEW PLL-BASED CMOS CLOCK DRIVER (WITH 3-STATE)

QUICKSWITCH PRODUCTS HIGH-SPEED 32-BIT BUS EXCHANGE SWITCH IN MILLIPAQ

IDT74FCT16501AT/CT FAST CMOS 18-BIT REGISTERED TRANSCEIVER

QUICKSWITCH BASICS AND APPLICATIONS

PO74G16240A. Pin Configuration. Logic Block Diagram. Truth Table. 74 Series Noise Cancellation GHz Logic DESCRIPTION: FEATURES:

PI74LPT V, 16-Bit Buffer/Line Driver. Features. Description. Block Diagram

SN54LS373, SN54LS374, SN54S373, SN54S374, SN74LS373, SN74LS374, SN74S373, SN74S374 OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

SN54LS245, SN74LS245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

PI74LPT244. Fast CMOS 3.3V 8-Bit Buffer/Line Driver. Features. Description. Block Diagram. Pin Configuration

PO74G2308A FEATURES: DESCRIPTION: Description. 700MHz TTL/CMOS Potato Chip. BUF_IN OUTPUT 1 to OUTPUT 8. Outputs. 1.2V - 3.6V 1:8 CMOS Clock Driver

QUICKSWITCH PRODUCTS HIGH-PERFORMANCE CMOS TWO CHANNEL 4PST SWITCH

PO74G139A. Pin Configuration. Logic Block Diagram. Pin Description. 74 Series Noise Cancellation GHz Logic FEATURES: DESCRIPTION:

CMOS Static RAM 1 Meg (128K x 8-Bit) IDT71024S

PO54G14A, PO74G14A. Pin Configuration. 54, 74 Series Noise Cancellation GHz Logic FEATURES: DESCRIPTION: V CC 6A 6Y 5A 5Y 4A 4Y 1A 1Y 2A 2Y 3A 3Y GND

16 x 16 PARALLEL CMOS MULTIPLIER-ACCUMULATOR

500MHz TTL/CMOS Potato Chip

LOW POWER SCHOTTKY. MARKING DIAGRAMS GUARANTEED OPERATING RANGES

SN54AS825A, SN74AS825A 8-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS SDAS020B JUNE 1984 REVISED AUGUST 1995

PO54G374A, PO74G374A

CDC337 CLOCK DRIVER WITH 3-STATE OUTPUTS

SN54LS373, SN54LS374, SN54S373, SN54S374, SN74LS373, SN74LS374, SN74S373, SN74S374 OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

PI3C V/3.3V, High Bandwidth, Hot Insertion 10-Bit, 2-Port, Bus Switch

Rad-hard 16-bit transceiver, 1.8 V to 3.3 V bidirectional level shifter. Description. Temp. range. Notes: (1) SMD = standard microcircuit drawing

SN5414, SN54LS14, SN7414, SN74LS14 HEX SCHMITT-TRIGGER INVERTERS

74ACT11374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SN54LS07, SN74LS07, SN74LS17 HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

PO54G00A, PO74G00A. Pin Configuration. Pin Description. Logic Block Diagram. 54, 74 Series Noise Cancellation GHz Logic FEATURES: DESCRIPTION: V CC 1B

SN54ALS873B, SN54AS873A, SN74ALS873B, SN74AS873A DUAL 4-BIT D-TYPE LATCHES WITH 3-STATE OUTPUTS SDAS036D APRIL 1982 REVISED AUGUST 1995

SN54ALS873B, SN54AS873A, SN74ALS873B, SN74AS873A DUAL 4-BIT D-TYPE LATCHES WITH 3-STATE OUTPUTS SDAS036D APRIL 1982 REVISED AUGUST 1995

IDT CMOS Static RAM 1 Meg (256K x 4-Bit)

AM26LS31 QUADRUPLE DIFFERENTIAL LINE DRIVER

FAST CMOS OCTAL D REGISTERS (3-STATE)

3.3V ZERO DELAY CLOCK BUFFER, SPREAD SPECTRUM COMPATIBLE

CDC LINE TO 10-LINE CLOCK DRIVER WITH 3-STATE OUTPUTS SCAS442B FEBRUARY 1994 REVISED NOVEMBER 1995

MC3486 QUADRUPLE DIFFERENTIAL LINE RECEIVER WITH 3-STATE OUTPUTS

ORDERING INFORMATION PACKAGE

MC3487 QUADRUPLE DIFFERENTIAL LINE DRIVER

SN54LS06, SN74LS06, SN74LS16 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

PO74G553A. Pin Configuration. Logic Block Diagram. Pin Description. 800MHz Noise Cancellation TTL/CMOS Potato Chip

DISTRIBUTION STATEMENT A. Approved for public release. Distribution is unlimited. DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO TITLE

SN54ALS00A, SN54AS00, SN74ALS00A, SN74AS00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

ORDERING INFORMATION PACKAGE

High Speed, 3.3 V/5 V Quad 2:1 Mux/Demux (4-Bit, 1 of 2) Bus Switch ADG3257

ORDERING INFORMATION PACKAGE

description 1G 1A1 2Y4 1A2 2Y3 1A3 2Y2 1A4 2Y1 GND V CC 2G/2G 1Y1 2A4 1Y2 2A3 1Y3 2A2 1Y4 2A1 1Y1 2A4 1Y2 2A3 1Y3 1A2 2Y3 1A3 2Y2 1A4 2A2 2G/2G 2Y1

EN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at ore.hu.

SN54ALS08, SN54AS08, SN74ALS08, SN74AS08 QUADRUPLE 2-INPUT POSITIVE-AND GATES

8-Bit Bidirectional Universal Shift Register with Parallel I/O High-Speed Silicon-Gate CMOS

SN74S ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY WITH 3-STATE OUTPUTS

PI5C3384 PI5C3384C. 10-Bit, 2-Port Bus Switch

3.3V CMOS Static RAM 1 Meg (64K x 16-Bit) Description OBSOLESCENCE ORDER 71V016SA. Row / Column Decoders. Sense Amps and Write Drivers

IDT71V424S/YS/VS IDT71V424L/YL/VL

CD74HCT4514, CD74HCT LINE TO 16-LINE DECODERS/DEMULTIPLEXERS WITH INPUT LATCHES

SN5407, SN5417, SN7407, SN7417 HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS SDLS032A DECEMBER 1983 REVISED NOVEMBER 1997

SN54ALS563B, SN74ALS563B OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

SN54HC245, SN74HC245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SN54ALS688, SN74ALS688 8-BIT IDENTITY COMPARATORS

QS54/74FCT373T, 2373T. High-Speed CMOS Bus Interface 8-Bit Latches MDSL QUALITY SEMICONDUCTOR, INC. 1 DECEMBER 28, 1998

1OE 3B V GND ORDERING INFORMATION. TOP-SIDE MARKING QFN RGY Tape and reel SN74CBTLV3126RGYR CL126 PACKAGE

CY74FCT2373T 8-BIT LATCH WITH 3-STATE OUTPUTS

PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK

SN5407, SN5417, SN7407, SN7417 HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

Transcription:

IDT74FCT2245T/CT FST CMOS OCTL BIDIRECTIONL TRNSCEIVER FST CMOS OCTL BIDIRECTIONL TRNSCEIVER INDUSTRIL TEMPERTURE RNGE IDT74FCT2245T/CT FETURES: and C grades Low input and output leakage 1μ (max.) CMOS power levels True TTL input and output compatibility: VOH = 3. (typ.) VOL = 0. (typ.) Meets or exceeds JEDEC standard 18 specifications Resistor outputs -15m IOH, 12m IOL Reduced system switching noise vailable in SOIC and QSOP packages DESCRIPTION: The IDT octal bidirectional transceivers are built using an advanced dual metal CMOS technology. The FCT2245T is designed for asynchronous two-way communication between data buses. The transmit/receive (T/R) input determines the direction of data flow through the bidirectional transceiver. Transmit (active high) enables data from ports to B ports, and receive (active low) from B ports to ports. The output enable (OE) input, when high, disables both and B ports by placing them in high Z condition. The FCT2245T has balanced drive outputs with current limiting resistors. This offers low ground bounce, minimal undershoot and controlled output fall times- reducing the need for external series terminating resistors. The FCT2245T parts are plug-in replacements for FCT245T parts. FUNCTIONL BLOCK DIGRM T/R OE 0 1 2 3 4 5 6 7 B0 B1 B2 B3 B4 B5 B6 B7 IDT and the IDT logo is a registered trademark of Integrated Device Technology, Inc. INDUSTRIL TEMPERTURE RNGE 1 PRIL 2016 2016 Integrated Device Technology, Inc. DSC-5511/8

IDT74FCT2245T/CT FST CMOS OCTL BIDIRECTIONL TRNSCEIVER INDUSTRIL TEMPERTURE RNGE PIN CONFIGURTION T/R 0 1 2 3 4 1 20 2 19 3 18 4 17 5 16 6 15 VCC OE B0 B1 B2 B3 BSOLUTE MXIMUM RTINGS (1) Symbol Description Max Unit VTERM (2) Terminal Voltage with Respect to GND 0.5 to +7 V VTERM (3) Terminal Voltage with Respect to GND 0.5 to VCC+0.5 V TSTG Storage Temperature 65 to +150 C IOUT DC Output Current 60 to +120 m 1. Stresses greater than those listed under BSOLUTE MXIMUM RTINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5V unless otherwise noted. 2. Inputs and Vcc terminals only. 3. Output and I/O terminals only. 5 7 14 B4 6 7 GND 8 9 10 13 12 11 B5 B6 B7 CPCITNCE (T = +25 C, F = 1.0MHz) Symbol Parameter (1) Conditions Typ. Max. Unit CIN Input Capacitance VIN = 6 10 pf COUT Output Capacitance VOUT = 8 12 pf NOTE: 1. This parameter is measured at characterization but not tested. SOIC/ QSOP TOP VIEW PIN DESCRIPTION Pin Names Description OE Output Enable Input (ctive LOW) T/R Transmit/Receive Input 0-7 Side Inputs or 3-State Outputs B0 - B7 Side BInputs or 3-State Outputs FUNCTION TBLE (1) Inputs OE T/R Outputs L L Bus B Data to Bus L H Bus Data to Bus B H X High Z State NOTE: 1. H = HIGH Voltage Level X = Don t Care L = LOW Voltage Level 2

IDT74FCT2245T/CT FST CMOS OCTL BIDIRECTIONL TRNSCEIVER INDUSTRIL TEMPERTURE RNGE DC ELECTRICL CHRCTERISTICS OVER OPERTING RNGE Following Conditions pply Unless Otherwise Specified: Industrial: T = 40 C to +85 C, VCC = 5. ±5% Symbol Parameter Test Conditions (1) Min. Typ. (2) Max. Unit VIH Input HIGH Level Guaranteed Logic HIGH Level 2 V VIL Input LOW Level Guaranteed Logic LOW Level 0.8 V IIH Input HIGH Current (4) VCC = Max. VI = 2.7V ±1 μ IIL Input LOW Current (4) VCC = Max. VI = 0.5V ±1 μ IOZH High Impedance Output Current VCC = Max. VI = 2.7V ±1 μ IOZL (3-State Output Pins) (4) VI = 0.5V ±1 II Input HIGH Current (4) VCC = Max., VI = VCC (Max.) ±1 μ VIK Clamp Diode Voltage VCC = Min., IIN = 18m 0.7 1.2 V VH Input Hysteresis 200 mv ICC Quiescent Power Supply Current VCC = Max. 0.01 1 m or VCC OUTPUT DRIVE CHRCTERISTICS Symbol Parameter Test Conditions (1) Min. Typ. (2) Max. Unit IODL Output LOW Current VCC = 5V, VIN = VIH or VIL, VOUT = (3) 16 48 m IODH Output HIGH Current VCC = 5V, VIN = VIH or VIL, VOUT = (3) -16-48 m VOH Output HIGH Voltage VCC = Min IOH = 15m 2.4 3.3 V VIN = VIH or VIL VOL Output LOW Voltage VCC = Min IOL = 12m 0.3 0.5 V VIN = VIH or VIL 1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type. 2. Typical values are at VCC = 5., +25 C ambient. 3. Not more than one output should be tested at one time. Duration of the test should not exceed one second. 4. The test limit for this parameter is ±5μ at T = -55 C. 3

IDT74FCT2245T/CT FST CMOS OCTL BIDIRECTIONL TRNSCEIVER INDUSTRIL TEMPERTURE RNGE POWER SUPPLY CHRCTERISTICS Symbol Parameter Test Conditions (1) Min. Typ. (2) Max. Unit ΔICC Quiescent Power Supply Current VCC = Max. 0.5 2 m TTL Inputs HIGH VIN = 3.4V (3) ICCD Dynamic Power Supply VCC = Max. VIN = VCC 0.06 0.12 m/ Current (4) Outputs Open MHz OE = T/R = GND One Input Toggling 50% Duty Cycle IC Total Power Supply Current (6) VCC = Max. VIN = VCC 0.6 2.2 m Outputs Open fi = 10MHz 50% Duty Cycle VIN = 3.4V 0.9 3.2 OE = T/R = GND One BitToggling VCC = Max. VIN = VCC 1.2 3.4 (5) Outputs Open fi = 2.5MHz 50% Duty Cycle VIN = 3.4V 3.2 11.4 (5) OE = T/R = GND Eight Bits Toggling 1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type. 2. Typical values are at VCC = 5., +25 C ambient. 3. Per TTL driven input; (VIN = 3.4V). ll other inputs at VCC or GND. 4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations. 5. Values for these conditions are examples of ΔICC formula. These limits are guaranteed but not tested. 6. IC = IQUIESCENT + IINPUTS + IDYNMIC IC = ICC + ΔICC DHNT + ICCD (fcp/2+ fini) ICC = Quiescent Current ΔICC = Power Supply Current for a TTL High Input (VIN = 3.4V) DH = Duty Cycle for TTL Inputs High NT = Number of TTL Inputs at DH ICCD = Dynamic Current caused by an Input Transition Pair (HLH or LHL) fcp = Clock Frequency for Register Devices (Zero for Non-Register Devices) fi = Output Frequency Ni = Number of Outputs at fi ll currents are in milliamps and all frequencies are in megahertz. 4

IDT74FCT2245T/CT FST CMOS OCTL BIDIRECTIONL TRNSCEIVER INDUSTRIL TEMPERTURE RNGE SWITCHING CHRCTERISTICS OVER OPERTING RNGE (1) 74FCT2245T 74FCT2245CT Symbol Parameter Condition (1) Min. (2) Max. Min. (2) Max. Unit tplh Propagation Delay CL = 50 pf 1.5 4.6 1.5 4.1 ns tphl to B, B to RL = 500Ω tpzh Output Enable Time 1.5 6.2 1.5 5.8 ns tpzl OE to or B tphz Output Disable Time 1.5 5 1.5 4.8 ns tplz OE to or B tpzh Output Enable Time 1.5 6.2 1.5 5.8 ns tpzl T/R to or B (3) tphz Output Disable Time 1.5 5 1.5 4.8 ns tplz T/R to or B (3) 1. See test circuit and waveforms. 2. Minimum limits are guaranteed but not tested on Propagation Delays. 3. This parameter is guaranteed but not tested. 5

IDT74FCT2245T/CT FST CMOS OCTL BIDIRECTIONL TRNSCEIVER INDUSTRIL TEMPERTURE RNGE TEST CIRCUITS ND WVEFORMS V CC 7. SWITCH POSITION Pulse Generator VIN R T D.U.T. VOUT 50pF C L 500W 500W Test Open Drain Disable Low Enable Low ll Other Tests Switch Closed Open DEFINITIONS: CL = Load capacitance: includes jig and probe capacitance. RT = Termination resistance: should be equal to ZOUT of the Pulse Generator. Test Circuits for ll Outputs DT INPUT TIMING INPUT SYNCHRONOUS CONTROL PRESET CLER ETC. SYNCHRONOUS CONTROL PRESET CLER CLOCK ENBLE ETC. tsu tsu trem th th Set-Up, Hold, and Release Times LOW-HIGH-LOW PULSE HIGH-LOW-HIGH PULSE tw Pulse Width SME PHSE INPUT TRNSITION OUTPUT OPPOSITE PHSE INPUT TRNSITION tplh tplh Propagation Delay tphl tphl VOH VOL CONTROL INPUT OUTPUT NORMLLY LOW OUTPUT NORMLLY HIGH ENBLE tpzl SWITCH CLOSED tpzh SWITCH OPEN 3.5V tphz DISBLE tplz Enable and Disable Times 0. 0. 3.5V VOL VOH 1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH. 2. Pulse Generator for ll Pulses: Rate 1.0MHz; tf 2.5ns; tr 2.5ns. 6

IDT74FCT2245T/CT FST CMOS OCTL BIDIRECTIONL TRNSCEIVER INDUSTRIL TEMPERTURE RNGE ORDERING INFORMTION XX FCT Temp. Range XXXX Device Type XX Package X BLNK 8 Tube Tape and Reel SOG QG Small Outline IC - Green Quarter-size Small Outline Package - Green 2245T 2245CT Octal Bidirectional Transceiver 74-40 C to +85 C Datasheet Document History 09/29/2009 Pg. 7 Updated the ordering information by removing the "IDT" notation and non RoHS part. 04/21/2016 Pg. 7 Updated the ordering information by adding Tube, Tape and Reel. CORPORTE HEDQURTERS for SLES: for Tech Support: 6024 Silver Creek Valley Road 800-345-7015 or 408-284-8200 logichelp@idt.com San Jose, C 95138 fax: 408-284-2775 www.idt.com 7