The entire range of digital ICs is fabricated using either bipolar devices or MOS devices or a combination of the two. Bipolar Family DIODE LOGIC

Similar documents
Logic Families. A-PDF Split DEMO : Purchase from to remove the watermark. 5.1 Logic Families Significance and Types. 5.1.

Module-1: Logic Families Characteristics and Types. Table of Content

Digital logic families

Abu Dhabi Men s College, Electronics Department. Logic Families

Basic Characteristics of Digital ICs

Logic Families. Describes Process used to implement devices Input and output structure of the device. Four general categories.

Digital Integrated Circuits - Logic Families (Part II)

LOGIC FAMILY LOGIC FAMILY

INTEGRATED-CIRCUIT LOGIC FAMILIES

Chapter 15 Integrated Circuits

IC Logic Families. Wen-Hung Liao, Ph.D. 5/16/2001

4-bit counter circa bit counter circa 1990

Module-3: Metal Oxide Semiconductor (MOS) & Emitter coupled logic (ECL) families

Digital Circuits and Operational Characteristics

Classification of Digital Circuits

EXPERIMENT 12: DIGITAL LOGIC CIRCUITS

DIGITAL ELECTRONICS. Digital Electronics - B1 28/04/ DDC Storey 1. Group B: Digital circuits and devices

4-bit counter circa bit counter circa 1990

36 Logic families and

1 IC Logic Families and Characteristics

Digital Electronics Part II - Circuits

Lecture 02: Logic Families. R.J. Harris & D.G. Bailey

Basic Logic Circuits

Chapter 6 Digital Circuit 6-6 Department of Mechanical Engineering

Architecture of Computers and Parallel Systems Part 9: Digital Circuits

DC Electrical Characteristics of MM74HC High-Speed CMOS Logic

Digital Electronics - B1 18/03/ /03/ DigElnB DDC. 18/03/ DigElnB DDC. 18/03/ DigElnB DDC

Chapter 6 DIFFERENT TYPES OF LOGIC GATES

IC Logic Families and Characteristics. Dr. Mohammad Najim Abdullah

Propagation Delay, Circuit Timing & Adder Design. ECE 152A Winter 2012

Propagation Delay, Circuit Timing & Adder Design

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

Lecture Summary Module 1 Switching Algebra and CMOS Logic Gates

IES Digital Mock Test

Output Circuit of the TTL Gate

CD54HC273, CD74HC273, CD54HCT273, CD74HCT273

QS54/74FCT373T, 2373T. High-Speed CMOS Bus Interface 8-Bit Latches MDSL QUALITY SEMICONDUCTOR, INC. 1 DECEMBER 28, 1998

Digital Integrated CircuitDesign

Obsolete Product(s) - Obsolete Product(s)

In this experiment you will study the characteristics of a CMOS NAND gate.

Code No: R Set No. 1

Digital Systems Power, Speed and Packages II CMPE 650

TC74AC00P,TC74AC00F,TC74AC00FN,TC74AC00FT

TC74ACT74P,TC74ACT74F,TC74ACT74FN,TC74ACT74FT

ECE 334: Electronic Circuits Lecture 10: Digital CMOS Circuits

UNIT 2 BIPOLAR LOGIC AND INTERFACING BIPOLAR LOGIC FAMILIES

DS75451/2/3 Series Dual Peripheral Drivers

OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS

Electronic Circuits EE359A

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

M74HCT02TTR QUAD 2-INPUT NOR GATE

P54FCT240T/74fct240T FEATURES DESCRIPTION. Function, Pinout and Drive Compatible with the FCT and F Logic. ESD protection exceeds 2000V

DS DS Series Dual Peripheral Drivers

Appendix B Page 1 54/74 FAMILIES OF COMPATIBLE TTL CIRCUITS PIN ASSIGNMENT (TOP VIEWS)

74ACT00B QUAD 2-INPUT NAND GATE

INTEGRATED CIRCUITS. AN243 LVT (Low Voltage Technology) and ALVT (Advanced LVT)

Chapter 6 DIFFERENT TYPES OF LOGIC GATES

M74HCT04. Hex inverter. Features. Description

Logic families (TTL, CMOS)

CD74HC73, CD74HCT73. Dual J-K Flip-Flop with Reset Negative-Edge Trigger. Features. Description. Ordering Information. Pinout

Transistor Digital Circuits

HIGH LOW Astable multivibrators HIGH LOW 1:1

MM74HC132 Quad 2-Input NAND Schmitt Trigger

EECE 143 Lecture 0: Intro to Digital Laboratory

CD74HC534, CD74HCT534, CD74HC564, CD74HCT564

P54FCT373T/74fct373T OCTAL TRANSPARENT LATCH WITH 3-STATE OUTPUTS FEATURES DESCRIPTION. Function, Pinout and Drive Compatible with the FCT and F Logic

TC74AC05P,TC74AC05F,TC74AC05FN

P54FCT240/74fct240 INVERTING OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS FEATURES DESCRIPTION

P54FCT244/74fct244 OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS FEATURES DESCRIPTION. Function, Pinout and Drive Compatible with the FCT and F Logic

CD54/74HC139, CD54/74HCT139

TC74AC367P,TC74AC367F,TC74AC367FN,TC74AC367FT

TC74ACT540P,TC74ACT540F,TC74ACT540FW,TC74ACT540FT TC74ACT541P,TC74ACT541F,TC74ACT541FW,TC74ACT541FT

DELD UNIT 2. Question Option A Option B Option C Option D Correct Option. Current controlled. high input impedance and high output impedance

M74HC10TTR TRIPLE 3-INPUT NAND GATE

Obsolete Product(s) - Obsolete Product(s)

Module -18 Flip flops

CS302 - Digital Logic Design Glossary By

. HIGH SPEED .LOW POWER DISSIPATION .COMPATIBLE WITH TTL OUTPUTS M54HCT30 M74HCT30 8 INPUT NAND GATE. tpd = 15 ns (TYP.

M74HCT244TTR OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (NON INVERTED)

CD54/74HC74, CD54/74HCT74

Schematic V F HCPL-7601/11 SHIELD. USE OF A 0.1 µf BYPASS CAPACITOR CONNECTED BETWEEN PINS 5 AND 8 IS REQUIRED (SEE NOTE 1).

CD54/74HC10, CD54/74HCT10

NTE74HC40105 Integrated Circuit TTL High Speed CMOS, 4 Bit x 16 Word FIFO Register

CMOS the Ideal Logic Family

TC74VHC32F,TC74VHC32FN,TC74VHC32FT,TC74VHC32FK

Introduction to IC-555. Compiled By: Chanakya Bhatt EE, IT-NU

CD54/74HC02, CD54/74HCT02

Department of EECS. University of California, Berkeley. Logic gates. September 1 st 2001

74VHCT00ATTR QUAD 2-INPUT NAND GATE

Obsolete Product(s) - Obsolete Product(s)

Microcontroller Systems. ELET 3232 Topic 13: Load Analysis

M74HCT164TTR 8 BIT SIPO SHIFT REGISTER

AC Characteristics of MM74HC High-Speed CMOS

DM74ALS169B Synchronous Four-Bit Up/Down Counters

UNIT-III GATE LEVEL DESIGN

74ACT541TTR OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (NON INVERTED)

TC74AC14P,TC74AC14F,TC74AC14FN,TC74AC14FT

2009 Spring CS211 Digital Systems & Lab 1 CHAPTER 3: TECHNOLOGY (PART 2)

. HIGH SPEED .LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M54HC00 M74HC00 QUAD 2-INPUT NAND GATE. tpd = 6 ns (TYP.) AT VCC =5V

MM74HC132 Quad 2-Input NAND Schmitt Trigger

Transcription:

Course: B.Sc. Applied Physical Science (Computer Science) Year & Sem.: IInd Year, Sem - IIIrd Subject: Computer Science Paper No.: IX Paper Title: Computer System Architecture Lecture No.: 10 Lecture Title: Digital Logic Families Script Hello friends in today s lecture we shall be talking about the digital logic families the most important concept in digital electronics. In fact, digital integrated circuits are produced using several different circuit configurations and production technologies. Each such approach is called a specific logic family. The key ingredient within any integrated logic device, be it a logic gate, a multiplexer, or a microprocessor, is the transistor. The kinds of transistors used within the integrated circuit, to a large extend, specify the type of logic family. The two most popular transistors used in ICs are bipolar and MOSFET transistors. In general, ICs made from MOSFET transistors use less space due to their simpler construction, have very high noise immunity, and consume less power than equivalent bipolar transistor ICs. However, the high input impedance and input capacitance of the MOSFET transistors results in longer time constants for transistor switching speeds when compared with bipolar gates and therefore typically result in a slower device. But over years of development, the performance gap between these two technologies has narrowed considerably. Types of Logic Family The entire range of digital ICs is fabricated using either bipolar devices or MOS devices or a combination of the two. Bipolar Family DL RTL DTL TTL ECL CML DIODE LOGIC RESISTOR TRANSISTOR LOGIC DIODE TRANSISTOR LOGIC TRANSISTOR-TRANSISTOR LOGIC EMITTER COUPLED LOGIC CURRENT MODE LOGIC

I2L INTEGRATED INJECTION LOGIC MOS Family PMOS NMOS CMOS Bi-MOS P-channel MOSFETs N-channel MOSFETs N and P-channel devices BIPOLAR AND MOS DEVICES Different logic families falling in the first category are called bipolar families, and these include diode logic (DL), resistor transistor logic (RTL), diode transistor logic (DTL), transistor-transistor logic (TTL), emitter coupled logic (ECL), also known as current mode logic (CML), and integrated injection logic (I2L). The logic families that use MOS devices as their basis are known as MOS families, and the prominent members belonging to this category are the PMOS family using P-channel MOSFETs, the NMOS family using N-channel MOSFETs and the CMOS family using both N and P-channel devices. The Bi-MOS logic family uses both bipolar and MOS devices. Of all the logic families listed, the first three, that is, diode logic (DL), resistor transistor logic (RTL) and diode transistor logic (DTL), are of historical importance only. Diode logic used diodes and resistors and in fact was never implemented in integrated circuits. The RTL family used resistors and bipolar transistors, while the DTL family used resistors, diodes and bipolar transistors. Both RTL and DTL suffered from large propagation delay owing to the need for the transistor base charge to leak out if the transistor were to switch from conducting to non-conducting state. TTL and CMOS devices are grouped into functional categories that get placed into either the 7400 series or 4000 CMOS series. Now, another series you will run into is the 5400 series. This series is essentially equivalent to the 7400 series with same pinouts, same basic logic function, but it is a more expansive chip because it is designed for military applications that require increased supply voltage tolerances and temperature tolerances. For example, a 7400 IC typically has a supply voltage range from 4.75 to 5.25 V with a temperature range from 0 to 70 C, while a 5400 IC typically will have a voltage range between 4.5 and 5.5 V and a temperature range from 55 to 125 C

Figure here shows the simplified schematics of a two-input AND gate using DL. A 2 input NOR gate using RTL and A 2 input NAND gate using DTL. The DL, RTL and DTL families, however, were rendered obsolete very shortly after their introduction in the early 1960s owing to the arrival on the scene of transistortransistor logic. Logic families that are still in widespread use include TTL, CMOS, ECL, NMOS and Bi-CMOS. The PMOS and I2L logic families, which were mainly intended for use in custom large-scale integrated (LSI) circuit devices, have also been rendered more or less obsolete, with the NMOS logic family replacing them for LSI and VLSI applications. TTL Family of ICs The original TTL series, referred to as the standard TTL series, was developed early in the 1960s. This series is still in use, even though its overall performance is inferior to the newer line of TTL devices, such as the 74LS, 74ALS, and 74F. TTL SUBFAMILIES STANDARD TTL

LOW POWER TTL HIGH POWER TTL SCHOTTKY TTL ICs belonging to the TTL Low Power TTL High Power TTL Low-Power Schottky TTL Schottky TTL Advanced low-power Schottky TTL Advanced Schottky TTL Fast TTL 74, 54, 74L, 54L 74H, 54H 74LS or 54LS 74S or 54S 74ALS or 54ALS 74AS or 54AS 74F or 54F The TTL family has a number of subfamilies including standard TTL, low-power TTL, high-power TTL, Schottky TTL. The ICs belonging to the TTL family are designated as 74 or 54, 74L or 54L for low-power TTL, 74H or 54H for high-power TTL, 74LS or 54LS for low-power Schottky TTL, 74S or 54S for Schottky TTL, 74ALS or 54ALS for advanced low-power Schottky TTL, 74AS or 54AS for advanced Schottky TTL and 74F or 54F for fast TTL. An alphabetic code preceding this indicates the name of the manufacturer (DM for National Semiconductors, SN for Texas Instruments and so on. A two-, three- or four-digit numerical code tells the logic function performed by the IC. It may be mentioned that 74-series devices and 54-series devices are identical except for their operational temperature range. The internal circuitry of a standard TTL 7400 NAND gate, along with a description of how it works will be provided in next lectures. CMOS Family of ICs While the TTL series was going through its various transformations, the CMOS series entered the picture. The original CMOS 4000 series or the improved 4000B series was developed to offer lower power consumption than the TTL series of devices a

feature made possible by the high input impedance characteristics of its MOSFET transistors. The popular CMOS subfamilies include the 4000A, 4000B, 4000UB, 54/74C, 54/74HC, 54/74HCT, 54/74AC and 54/74ACT families. The 4000A CMOS family has been replaced by its high-voltage versions in the 4000B and 4000UB CMOS families, with the former having buffered and the latter having un-buffered outputs. 54/74C, 54/74HC, 54/74HCT, 54/74AC and 54/74ACT are CMOS logic families with pin-compatible 54/74 TTL series logic functions. The 4000B series, though more energy efficient than the TTL series, was significantly slower and more susceptible to damage due to electrostatic discharge. CMOS SUBFAMILIES 4000A 4000B 4000UB 54/74C 54/74HC 54/74HCT 54/74AC 54/74ACT Characteristic Parameters of Logic Families Here we will briefly describe the parameters used to characterize different logic families. Some of these characteristic parameters, as we will see in the discussion to follow, are also used to compare different logic families.

HIGH-level input current, This is the current flowing into or out of an input when a HIGH-level input voltage equal to the minimum HIGH-level output voltage specified for the family is applied. In the case of bipolar logic families such as TTL, the circuit design is such that this current flows into the input pin and is therefore specified as positive. In the case of CMOS logic families, it could be either positive or negative, and only an absolute value is specified in this case. LOW-level input current, The LOW-level input current is the maximum current flowing into or out of the input of a logic function when the voltage applied at the input equals the maximum LOWlevel output voltage specified for the family. In the case of bipolar logic families such as TTL, the circuit design is such that this current flows out of the input pin and is therefore specified as negative. In the case of CMOS logic families, it could be either positive or negative. In this case, only an absolute value is specified. HIGH-level output current, This is the maximum current flowing out of an output when the input conditions are such that the output is in the logic HIGH state. It is normally shown as a negative number. It tells about the current sourcing capability of the output. The magnitude of determines the number of inputs the logic function can drive when its output is in the logic HIGH state. LOW-level output current,

This is the maximum current flowing into the output pin of a logic function when the input conditions are such that the output is in the logic LOW state. It tells about the current sinking capability of the output. The magnitude of determines the number of inputs the logic function can drive when its output is in the logic LOW state. HIGH-level input voltage, This is the minimum voltage level that needs to be applied at the input to be recognized as a legal HIGH level for the specified family. For the standard TTL family, a 2 V input voltage is a legal HIGH logic state. LOW-level input voltage, This is the maximum voltage level applied at the input that is recognized as a legal LOW level for the specified family. For the standard TTL family, an input voltage of 0.8 V is a legal LOW logic state. HIGH-level output voltage, This is the minimum voltage on the output pin of a logic function when the input conditions establish logic HIGH at the output for the specified family. In the case of the standard TTL family of devices, the HIGH level output voltage can be as low as 2.4 V and still be treated as a legal HIGH logic state. It may be mentioned here that, for a given logic family, the specification is always greater than the specification to ensure output-to-input compatibility when the output of one device feeds the input of another. LOW-level output voltage, This is the maximum voltage on the output pin of a logic function when the input conditions establish logic LOW at the output for the specified family. In the case of the standard TTL family of devices, the LOW-level output voltage can be as high as 0.4 V and still be treated as a legal LOW logic state. It may be mentioned here that, for a given logic family, the specification is always smaller than the specification to ensure output-to-input compatibility when the output of one device feeds the input of another. Propagation delay,

The propagation delay is the time delay between the occurrence of change in the logical level at the input and before it is reflected at the output. It is the time delay between the specified voltage points on the input and output waveforms. Propagation delays are separately defined for LOW-to-HIGH and HIGH-to-LOW transitions at the output. In addition, we also define enable and disable time delays that occur during transition between the high-impedance state and defined logic LOW or HIGH states. Propagation delay is the time delay between specified voltage points on the input and output waveforms with the output changing from LOW to HIGH. is the time delay between specified voltage points on the input and output waveforms with the output changing from HIGH to LOW. Fan-out The fan-out is the number of inputs of a logic function that can be driven from a single output without causing any false output. It is a characteristic of the logic family to which the device belongs. It can be computed from IOH/IIH in the logic HIGH state and from IOL/IIL in the logic LOW state. If, in a certain case, the two values IOH/IIH and IOL/IIL are different, the fan-out is taken as the smaller of the two. This description of the fan-out is true for bipolar logic families like TTL and ECL. When determining the fan-out of CMOS logic devices, we should also take into consideration how much input load capacitance can be driven from the output without exceeding the acceptable value of propagation delay.

Maximum clock frequency, This is the maximum frequency at which the clock input of a flip-flop can be driven through its required sequence while maintaining stable transitions of logic level at the output in accordance with the input conditions and the product specification. It is also referred to as the maximum toggle rate for a flip-flop or counter device. Power dissipation The power dissipation parameter for a logic family is specified in terms of power consumption per gate and is the product of supply voltage V CC and supply current I CC. The supply current is taken as the average of the HIGH-level supply current I CCH and the LOW-level supply current I CCL. Speed power product The speed of a logic circuit can be increased, that is, the propagation delay can be reduced, at the expense of power dissipation. We will recall that, when a bipolar transistor switches between cut-off and saturation, it dissipates the least power but has a large associated switching time delay. On the other hand, when the transistor is operated in the active region, power dissipation goes up while the switching time decreases drastically. It is always desirable to have, in logic family, low values for both propagation delay and power dissipation parameters. A useful figure-of-merit used to evaluate different logic families is the speed power product, expressed in picojoules, which is the product of the propagation delay, measured in nanoseconds, and the power dissipation per gate, measured in milli-watts. Noise Margin This is a quantitative measure of noise immunity offered by the logic family. When the output of a logic device feeds the input of another device of the same family, a legal HIGH logic state at the output of the feeding device should be treated as a legal HIGH logic state by the input of the device being fed. Similarly, a legal LOW logic state of the feeding device should be treated as a legal LOW logic state by the device being fed. We have seen in earlier discussions while defining important characteristic parameters that legal HIGH and LOW voltage levels for a given logic family are different for outputs and inputs.

Figure here shows the generalized case of legal HIGH and LOW voltage levels for output and input. As we can see from the two diagrams, there is a disallowed range of output voltage levels from V OL (max.) to V OH (min.) and an indeterminate range of input voltage levels from V IL (max.) to V IH (min.). Since V IL (max.) is greater than V OL (max.), the LOW output state can therefore tolerate a positive voltage spike equal to V IL (max.) V OL (max.) and still be a legal LOW input. Similarly, V OH (min.) is greater than V IH (min.), and the HIGH output state can tolerate a negative voltage spike equal to V OH (min.) V IH (min.) and still be a legal HIGH input. Here, V IL (max.) V OL (max.) and V OH (min.) V IH (min.) are respectively known as the LOW-level and HIGH-level noise margin. So friends here we come to the end of our discussion in this lecture and therefore we sum up: In this lecture we learnt that the two most popular transistors used in ICs are bipolar and MOSFET transistors. In general, ICs made from MOSFET transistors use less space due to their simpler construction, have very high noise immunity, and consume less power than equivalent bipolar transistor ICs. However, the high input impedance and input capacitance of the MOSFET transistors results in longer time constants for transistor switching speeds when compared with bipolar gates and therefore typically result in a slower device. We also discussed the characteristic parameters of TTL and CMOS family of IC s where we learnt the noise margins, power dissipation, fan-out, propagation delay etc. So that is it for today. See you in the next lecture with more on combinational logic. Thank you very much.