L293, L293D QUADRUPLE HALF-H DRIVERS

Similar documents
SN QUADRUPLE HALF-H DRIVER

AM26LS31 QUADRUPLE DIFFERENTIAL LINE DRIVER

MC3486 QUADRUPLE DIFFERENTIAL LINE RECEIVER WITH 3-STATE OUTPUTS

L293x Quadruple Half-H Drivers

description/ordering information

EN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at ore.hu.

MAX232, MAX232I DUAL EIA-232 DRIVER/RECEIVER


SN75158 DUAL DIFFERENTIAL LINE DRIVER

L293D QUADRUPLE HALF-H DRIVER

MC3487 QUADRUPLE DIFFERENTIAL LINE DRIVER

SN75150 DUAL LINE DRIVER

SN54LS245, SN74LS245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

CD74HCT4514, CD74HCT LINE TO 16-LINE DECODERS/DEMULTIPLEXERS WITH INPUT LATCHES

SN55451B, SN55452B, SN55453B, SN55454B SN75451B, SN75452B, SN75453B, SN75454B DUAL PERIPHERAL DRIVERS

SN5407, SN5417, SN7407, SN7417 HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

SN75C1406 TRIPLE LOW-POWER DRIVERS/RECEIVERS

ULN2001A, ULN2002A, ULN2003A, ULN2004A, ULQ2003A, ULQ2004A, HIGH-VOLTAGE HIGH-CURRENT DARLINGTON TRANSISTOR ARRAY

54ACT11020, 74ACT11020 DUAL 4-INPUT POSITIVE-NAND GATES

SN5404, SN54LS04, SN54S04, SN7404, SN74LS04, SN74S04 HEX INVERTERS

description 1G 1A1 2Y4 1A2 2Y3 1A3 2Y2 1A4 2Y1 GND V CC 2G/2G 1Y1 2A4 1Y2 2A3 1Y3 2A2 1Y4 2A1 1Y1 2A4 1Y2 2A3 1Y3 1A2 2Y3 1A3 2Y2 1A4 2A2 2G/2G 2Y1

SN75374 QUADRUPLE MOSFET DRIVER

SN54ACT00, SN74ACT00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SN55115, SN75115 DUAL DIFFERENTIAL RECEIVERS

SN54HC365, SN74HC365 HEX BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

PRODUCT PREVIEW SN54AHCT257, SN74AHCT257 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS. description

POSITIVE-VOLTAGE REGULATORS

SN75150 DUAL LINE DRIVER

SN54HC175, SN74HC175 QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

74ACT11374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SN65LVDM31 HIGH-SPEED DIFFERENTIAL LINE DRIVER

ua9637ac DUAL DIFFERENTIAL LINE RECEIVER

SN5407, SN5417, SN7407, SN7417 HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS SDLS032A DECEMBER 1983 REVISED NOVEMBER 1997

L293, L293D QUADRUPLE HALF-H DRIVERS

SN54HC00, SN74HC00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

ORDERING INFORMATION PACKAGE

ORDERING INFORMATION PACKAGE

1OE 3B V GND ORDERING INFORMATION. TOP-SIDE MARKING QFN RGY Tape and reel SN74CBTLV3126RGYR CL126 PACKAGE

MAX232, MAX232I DUAL EIA-232 DRIVER/RECEIVER

SN75174 QUADRUPLE DIFFERENTIAL LINE DRIVER

SN74LVC1G06 SINGLE INVERTER BUFFER/DRIVER WITH OPEN-DRAIN OUTPUT

SN54HC245, SN74HC245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

CDC337 CLOCK DRIVER WITH 3-STATE OUTPUTS

SN54HC373, SN74HC373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

TL494 PULSE-WIDTH-MODULATION CONTROL CIRCUITS

SN54HC377, SN74HC377 OCTAL D-TYPE FLIP-FLOPS WITH CLOCK ENABLE

SN75C185 LOW-POWER MULTIPLE DRIVERS AND RECEIVERS

SN54HC132, SN74HC132 QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS

NE555, SA555, SE555 PRECISION TIMERS

SN74ALVCH V 20-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

SN54ALS08, SN54AS08, SN74ALS08, SN74AS08 QUADRUPLE 2-INPUT POSITIVE-AND GATES

SN75468, SN75469 DARLINGTON TRANSISTOR ARRAYS

ULN2804A DARLINGTON TRANSISTOR ARRAY

TL317 3-TERMINAL ADJUSTABLE REGULATOR

SN54AHCT174, SN74AHCT174 HEX D-TYPE FLIP-FLOPS WITH CLEAR

ORDERING INFORMATION PACKAGE

SN75C185 LOW-POWER MULTIPLE DRIVERS AND RECEIVERS

ORDERING INFORMATION PACKAGE


SN54AHC573, SN74AHC573 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS


MC1489, MC1489A, SN55189, SN55189A, SN75189, SN75189A QUADRUPLE LINE RECEIVERS

SN74ALVCH BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

SN75C1406 TRIPLE LOW-POWER DRIVERS/RECEIVERS

SN74S ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY WITH 3-STATE OUTPUTS

SN54HC04, SN74HC04 HEX INVERTERS

CD54ACT74, CD74ACT74 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

SN54HC573A, SN74HC573A OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCLS147B DECEMBER 1982 REVISED MAY 1997

TL594 PULSE-WIDTH-MODULATION CONTROL CIRCUIT

SN54LVC14A, SN74LVC14A HEX SCHMITT-TRIGGER INVERTERS

SN54ALS00A, SN54AS00, SN74ALS00A, SN74AS00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SN54HC373, SN74HC373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCLS140B DECEMBER 1982 REVISED MAY 1997

SN54HCT373, SN74HCT373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

74AC11373 OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SN54AS825A, SN74AS825A 8-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS SDAS020B JUNE 1984 REVISED AUGUST 1995

TPIC6A595 POWER LOGIC 8-BIT SHIFT REGISTER

SN54AHCT174, SN74AHCT174 HEX D-TYPE FLIP-FLOPS WITH CLEAR

SN54ACT241, SN74ACT241 OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SN54ALS873B, SN54AS873A, SN74ALS873B, SN74AS873A DUAL 4-BIT D-TYPE LATCHES WITH 3-STATE OUTPUTS SDAS036D APRIL 1982 REVISED AUGUST 1995

SN74ALVCHR BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

TL780 SERIES POSITIVE-VOLTAGE REGULATORS

SN54LS07, SN74LS07, SN74LS17 HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

SN54ALS688, SN74ALS688 8-BIT IDENTITY COMPARATORS

PCA8550 NONVOLATILE 5-BIT REGISTER WITH I 2 C INTERFACE

SN74AHC1G04 SINGLE INVERTER GATE

SN65176B, SN75176B DIFFERENTIAL BUS TRANSCEIVERS

SN54ALS74A, SN54AS74A, SN74ALS74A, SN74AS74A DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

54ACT11109, 74ACT11109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

SN54ACT16373, 74ACT BIT D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

SN65176B, SN75176B DIFFERENTIAL BUS TRANSCEIVERS

SN54LS06, SN74LS06, SN74LS16 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

description/ordering information

CD4066B CMOS QUAD BILATERAL SWITCH

Complementary Switch FET Drivers

TL594 PULSE-WIDTH-MODULATION CONTROL CIRCUITS

ULN2001A, ULN2002A, ULN2003A, ULN2004A DARLINGTON TRANSISTOR ARRAYS

LM139, LM139A, LM239, LM239A, LM339, LM339A, LM339Y, LM2901 QUAD DIFFERENTIAL COMPARATORS

TPIC6B273 POWER LOGIC OCTAL D-TYPE LATCH

TPIC6259 POWER LOGIC 8-BIT ADDRESSABLE LATCH

ULN2001A THRU ULN2004A DARLINGTON TRANSISTOR ARRAYS

Transcription:

Featuring Unitrode L and LD Products Now From Texas Instruments Wide Supply-Voltage Range:.5 V to V Separate Input-Logic Supply Internal ESD Protection Thermal Shutdown High-Noise-Immunity Inputs Functional Replacements for SGS L and SGS LD Output Current A Per Channel ( ma for LD) Peak Output Current A Per Channel (. A for LD) Output Clamp Diodes for Inductive Transient Suppression (LD) description The L and LD are quadruple high-current half-h drivers. The L is designed to provide bidirectional drive currents of up to A at voltages from.5 V to V. The LD is designed to provide bidirectional drive currents of up to -ma at voltages from.5 V to V. Both devices are designed to drive inductive loads such as relays, solenoids, dc and bipolar stepping motors, as well as other high-current/high-voltage loads in positive-supply applications. SLRS8B SEPTEMBER 8 REVISED JUNE,EN A Y HEAT SINK AND GROUND Y A V CC HEAT SINK AND GROUND,EN A Y Y A V CC N, NE PACKAGE (TOP VIEW) V CC A Y HEAT SINK AND GROUND All inputs are TTL compatible. Each output is a complete totem-pole drive circuit, with a Darlington transistor sink and a pseudo-darlington source. Drivers are enabled in pairs, with drivers and enabled by,en and drivers and enabled by,en. When an enable input is high, the associated drivers are enabled and their outputs are active and in phase with their inputs. When the enable input is low, those drivers are disabled and their outputs are off and in the high-impedance state. With the proper data inputs, each pair of drivers forms a full-h (or bridge) reversible drive suitable for solenoid or motor applications. On the L, external high-speed output clamp diodes should be used for inductive transient suppression. A V CC terminal, separate from V CC, is provided for the logic inputs to minimize device power dissipation. The Land LD are characterized for operation from C to C. 5 8 5 8 5 DWP PACKAGE (TOP VIEW) 8 5 8 5 Y A,EN V CC A Y Y A,EN HEAT SINK AND GROUND Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright, Texas Instruments Incorporated POST OFFICE BOX 55 DALLAS, TEXAS 55

SLRS8B SEPTEMBER 8 REVISED JUNE block diagram VCC 5 M M 5 8 M VC NOTE: Output diodes are internal in LD. TEXAS INSTRUMENTS AVAILABLE OPTIONS PACKAGE TA C to C PLASTIC DIP (NE) LNE LDNE TA C to C AVAILABLE OPTIONS PACKAGED DEVICES SMALL OUTLINE (DWP) LDWP LDDWP PLASTIC DIP (N) LN LDN The DWP package is available taped and reeled. Add the suffix TR to device type (e.g., LDWPTR). POST OFFICE BOX 55 DALLAS, TEXAS 55

FUTION TABLE (each driver) INPUTS OUTPUT A EN Y H H H L H L X L Z H = high level, L = low level, X = irrelevant, Z = high impedance (off) In the thermal shutdown mode, the output is in the high-impedance state, regardless of the input levels. SLRS8B SEPTEMBER 8 REVISED JUNE logic diagram A,EN A A,EN A 5 ÁÁ Á Á Á Á ÁÁ Y Y Y Y schematics of inputs and outputs (L) EQUIVALENT OF EACH INPUT TYPICAL OF ALL OUTPUTS VCC VCC Current Source Input Output POST OFFICE BOX 55 DALLAS, TEXAS 55

SLRS8B SEPTEMBER 8 REVISED JUNE schematics of inputs and outputs (LD) EQUIVALENT OF EACH INPUT TYPICAL OF ALL OUTPUTS VCC VCC Current Source Input Output absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Supply voltage, V CC (see Note )........................................................... V Output supply voltage, V CC................................................................ V Input voltage, V I............................................................................ V Output voltage range, V O...................................................... V to V CC + V Peak output current, I O (nonrepetitive, t 5 ms): L.......................................... ± A Peak output current, I O (nonrepetitive, t µs): LD.................................... ±. A Continuous output current, I O : L......................................................... ± A Continuous output current, I O : LD.................................................... ± ma Continuous total dissipation at (or below) 5 C free-air temperature (see Notes and )....... 5 mw Continuous total dissipation at 8 C case temperature (see Note )......................... 5 mw Maximum junction temperature, T J......................................................... 5 C Lead temperature, mm (/ inch) from case for seconds............................... C Storage temperature range, T stg................................................... 5 C to 5 C Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTES:. All voltage values are with respect to the network ground terminal.. For operation above 5 C free-air temperature, derate linearly at the rate of. mw/ C.. For operation above 5 C case temperature, derate linearly at the rate of. mw/ C. Due to variations in individual device electrical characteristics and thermal resistance, the built-in thermal overload protection may be activated at power levels slightly above or below the rated dissipation. POST OFFICE BOX 55 DALLAS, TEXAS 55

SLRS8B SEPTEMBER 8 REVISED JUNE recommended operating conditions VIH Supply voltage High-level input voltage MIN MAX UNIT VCC.5 VCC VCC V VCC V. VCC V VCC V. V VIL Low-level output voltage..5 V TA Operating free-air temperature C The algebraic convention, in which the least positive (most negative) designated minimum, is used in this data sheet for logic voltage levels. electrical characteristics, V CC = 5 V, V CC = V, T A = 5 C PARAMETER TEST CONDITIONS MIN TYP MAX UNIT VOH High-level output voltage L: IOH = A LD: IOH =. A VCC.8 VCC. V VOL Low-level output voltage L: IOL = A LD: IOL =. A..8 V VOKH High-level output clamp voltage LD: IOK =. A VCC +. V VOKL Low-level output clamp voltage LD: IOK =. A. V IIH High-level input current A EN VI =V.. µa IIL Low-level input current A VI = EN µa All outputs at high level ICC Logic supply current IO = All outputs at low level 5 ma All outputs at high impedance 8 All outputs at high level ICC Output supply current IO = All outputs at low level ma All outputs at high impedance switching characteristics, V CC = 5 V, V CC = V, T A = 5 C PARAMETER TEST CONDITIONS LNE, LDNE MIN TYP MAX UNIT tplh Propagation delay time, low-to-high-level output from A input 8 ns tphl Propagation delay time, high-to-low-level output from A input ns CL = pf, See Figure ttlh Transition time, low-to-high-level output ns tthl Transition time, high-to-low-level output ns switching characteristics, V CC = 5 V, V CC = V, T A = 5 C PARAMETER TEST CONDITIONS LDWP, LN LDDWP, LDN UNIT MIN TYP MAX tplh Propagation delay time, low-to-high-level output from A input 5 ns tphl Propagation delay time, high-to-low-level output from A input ns CL = pf, See Figure ttlh Transition time, low-to-high-level output ns tthl Transition time, high-to-low-level output 5 ns POST OFFICE BOX 55 DALLAS, TEXAS 55 5

SLRS8B SEPTEMBER 8 REVISED JUNE PARAMETER MEASUREMENT INFORMATION tf tr % % V Input 5 V V Input 5% 5% Pulse Generator (see Note B) V VCC VCC A Y EN Output CL = pf (see Note A) Output % % tw tphl tplh % % VOH 5% 5% % % VOL tthl ttlh TEST CIRCUIT VOLTAGE WAVEFORMS NOTES: A. CL includes probe and jig capacitance. B. The pulse generator has the following characteristics: tr ns, tf ns, tw = µs, PRR = 5 khz, ZO = 5 Ω. Figure. Test Circuit and Voltage Waveforms POST OFFICE BOX 55 DALLAS, TEXAS 55

APPLICATION INFORMATION SLRS8B SEPTEMBER 8 REVISED JUNE 5 V V kω VCC VCC,EN Control A A Y Motor A Y,EN Control B A Y A 5 Y Thermal Shutdown, 5,, Figure. Two-Phase Motor Driver (L) POST OFFICE BOX 55 DALLAS, TEXAS 55

SLRS8B SEPTEMBER 8 REVISED JUNE APPLICATION INFORMATION 5 V V kω VCC VCC,EN Control A A Y Motor A Y,EN Control B A Y A 5 Y Thermal Shutdown, 5,, Figure. Two-Phase Motor Driver (LD) 8 POST OFFICE BOX 55 DALLAS, TEXAS 55

SLRS8B SEPTEMBER 8 REVISED JUNE APPLICATION INFORMATION VCC SES5 M SES5 M 8 A A 5 / L, 5,, VCC EN EN A M A M H H Fast motor stop H Run H L Run L Fast motor stop L X Free-running motor stop L = low, H = high, X = don t care X Free-running motor stop Figure. DC Motor Controls (connections to ground and to supply voltage) VCC SES5 M SES5 A A 8 VCC / L, 5,, EN Figure 5. Bidirectional DC Motor Control EN A A FUTION H L H Turn right H H L Turn left H L L Fast motor stop H H H Fast motor stop L X X Fast motor stop L = low, H = high, X = don t care POST OFFICE BOX 55 DALLAS, TEXAS 55

SLRS8B SEPTEMBER 8 REVISED JUNE IL/IL = ma APPLICATION INFORMATION C. µf L 5 VCC D5 D + + D8 D VCC L IL 5 L IL D D 8 + + D D D D8 = SES5 Figure. Bipolar Stepping-Motor Control mounting instructions The Rthj-amp of the L can be reduced by soldering the pins to a suitable copper area of the printed circuit board or to an external heatsink. Figure shows the maximum package power P TOT and the θ JA as a function of the side of two equal square copper areas having a thickness of 5 µm (see Figure ). In addition, an external heat sink can be used (see Figure 8). During soldering, the pin temperature must not exceed C, and the soldering time must not be longer than seconds. The external heatsink or printed circuit copper area must be connected to electrical ground. POST OFFICE BOX 55 DALLAS, TEXAS 55

APPLICATION INFORMATION SLRS8B SEPTEMBER 8 REVISED JUNE Copper Area 5-µm Thickness Printed Circuit Board Figure. Example of Printed Circuit Board Copper Area (used as heat sink). mm. mm 8. mm Figure 8. External Heat Sink Mounting Example (θ JA = 5 C/W) POST OFFICE BOX 55 DALLAS, TEXAS 55

SLRS8B SEPTEMBER 8 REVISED JUNE APPLICATION INFORMATION MAXIMUM POWER AND JUTION vs THERMAL RESISTAE 8 5 MAXIMUM POWER DISSIPATION vs AMBIENT TEMPERATURE TOT Power Dissipation W P θja PTOT (TA = C) 5 θja Thermal Resistance C/W P TOT Power Dissipation W With Infinite Heat Sink Heat Sink With θja = 5 C/W Free Air 5 5 5 Side mm TA Ambient Temperature C Figure Figure POST OFFICE BOX 55 DALLAS, TEXAS 55

IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI s terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI s standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Mailing Address: Texas Instruments Post Office Box 55 Dallas, Texas 55 Copyright, Texas Instruments Incorporated