NTMSN Power MOSFET 3 V, A, N Channel, SO Features Low R DS(on) to Minimize Conduction Losses Low Capacitance to Minimize Driver Losses Optimized Gate Charge to Minimize Switching Losses This is a Pb Free Device Applications DC DC Converters Synchronous MOSFET Printers MAXIMUM RATINGS ( unless otherwise stated) Parameter Symbol Value Unit to Voltage V DSS 3 V Gate to Voltage V GS ± V Continuous T A = 5 C I D 9.9 A Current R JA (Note ) T A = 7 C 7.9 Power Dissipation R JA (Note ) Continuous Current R JA (Note ) Power Dissipation R JA (Note ) Continuous Current R JA, t s (Note ) Power Dissipation R JA, t s(note ) Steady State T A = 5 C P D. W T A = 5 C I D 7.5 A T A = 7 C. T A = 5 C P D. W T A = 5 C I D A T A = 7 C 9. T A = 5 C P D. W Pulsed Current T A = 5 C, t p = s I DM 35 A Operating Junction and Storage Temperature T J, T stg 55 to 5 C Current (Body Diode) I S. A Single Pulse to Avalanche Energy (, V DD = 3 V, V GS = V, I L = A pk, L =. mh, R G = 5 ) Lead Temperature for Soldering Purposes (/ from case for s) THERMAL RESISTANCE MAXIMUM RATINGS E AS 9 mj T L C Parameter Symbol Value Unit Junction to Ambient Steady State (Note ) R JA.5 C/W Junction to Ambient t s (Note ) R JA.5 Junction to Foot () R JF 3 Junction to Ambient Steady State (Note ) R JA 5 Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.. Surfacemounted on FR board using in sq pad size.. Surfacemounted on FR board using the minimum recommended pad size. V (BR)DSS R DS(ON) MAX I D MAX 3 V SO CASE 75 STYLE G 9. m @ V.5 m @.5 V N Channel D ORDERING INFORMATION A Device Package Shipping NTMSNRG For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD/D. S MARKING DIAGRAM/ PIN ASSIGNMENT Gate SO (Pb Free) N AYWW Top View N = Device Code A = Assembly Location Y = Year WW = Work Week = Pb Free Package (Note: Microdot may be in either location) 5/Tape & Reel Semiconductor Components Industries, LLC, 9 April, 9 Rev. Publication Order Number: NTMSN/D
NTMSN ELECTRICAL CHARACTERISTICS ( unless otherwise specified) Parameter Symbol Test Condition Min Typ Max Unit OFF CHARACTERISTICS to Breakdown Voltage V (BR)DSS V GS = V, I D = 5 A 3 V to Breakdown Voltage Temperature Coefficient V (BR)DSS /T J 7. mv/ C Zero Gate Voltage Current I DSS V GS = V, V DS = V. A T J = 5 C Gate to Leakage Current I GSS V DS = V, V GS = ± V ± na ON CHARACTERISTICS (Note 3) Gate Threshold Voltage V GS(TH) V GS = V DS, I D = 5 A..5 V Negative Threshold Temperature Coefficient V GS(TH) /T J. mv/ C Forward Diode Voltage V to On Resistance R DS(on) V GS = V, I D = A 7. 9. m V GS =.5 V, I D = A 9.5.5 Forward Transconductance g FS V DS =.5 V, I D = A S CHARGES, CAPACITANCES AND GATE RESISTANCE Input Capacitance C iss 3 pf Output Capacitance C oss V GS = V, f =. MHz, V DS = 5 V 39 Reverse Transfer Capacitance C rss 5 5 Total Gate Charge Q G(TOT). nc Threshold Gate Charge Q G(TH). Gate to Charge Q GS V GS =.5 V, V DS = 5 V, I D = A 5. Gate to Charge Q GD. Total Gate Charge Q G(TOT) V GS = V, V DS = 5 V, I D = A 5 nc SWITCHING CHARACTERISTICS (Note ) Turn On Delay Time t d(on).5 ns Rise Time t r V GS = V, V DS = 5 V, 3.7 Turn Off Delay Time t d(off) I D =. A, R G =. 9 Fall Time t f 9. DRAIN SOURCE DIODE CHARACTERISTICS.73. V SD V GS = V, I S =. A T J = 5 C. Reverse Recovery Time t RR ns Charge Time t a V GS = V, d IS /d t = A/ s, Discharge Time t b I S =. A Reverse Recovery Charge Q RR 3 nc PACKAGE PARASITIC VALUES Inductance L S. nh Inductance L D T A = 5 C. nh Gate Inductance L G.5 nh Gate Resistance R G.. 3. Pulse Test: pulse width = 3 s, duty cycle %.. Switching characteristics are independent of operating junction temperatures.
NTMSN TYPICAL PERFORMANCE CURVES 3. V tov 3. V 3. V. V. V 3 5 Figure. On Region Characteristics V DS V T J = C T J = 55 C.5.5 3 3.5 V GS, GATE TO SOURCE VOLTAGE (VOLTS) Figure. Transfer Characteristics R DS(on), DRAIN TO SOURCE RESISTANCE ( ).5.5..35.3.5..5..5 I D = A V GS, GATE TO SOURCE VOLTAGE (VOLTS) Figure 3. On Resistance vs. Gate to Voltage R DS(on), DRAIN TO SOURCE RESISTANCE ( )...... V GS =.5 V V GS = V. Figure. On Resistance vs. Current and Gate Voltage R DS(on), DRAIN TO SOURCE RESISTANCE (NORMALIZED)...... V GS = V I D = A I DSS, LEAKAGE (na) V GS = V T J = 5 C T J = 5 C. 5 5 5 5 75 5 5 T J, JUNCTION TEMPERATURE ( C) Figure 5. On Resistance Variation with Temperature 5 5 5 3 Figure. to Leakage Current vs. Voltage 3
NTMSN TYPICAL PERFORMANCE CURVES C, CAPACITANCE (pf) 5 5 5 C iss C oss C rss 5 5 5 DRAIN TO SOURCE VOLTAGE (VOLTS) Figure 7. Capacitance Variation V GS = V V GS, GATE-TO-SOURCE VOLTAGE (VOLTS) Q GS 3 5 V DS Q GD QT V GS I D = A 5 5 Q G, TOTAL GATE CHARGE (nc) Figure. Gate To and To Voltage vs. Total Charge 3 V DS, DRAIN-TO-SOURCE VOLTAGE (VOLTS) t, TIME (ns) V DD = 5 V I D = A V GS = V t d(off) t f t r t d(on) I S, SOURCE CURRENT (AMPS) 3 V GS = V R G, GATE RESISTANCE (OHMS) Figure 9. Resistive Switching Time Variation vs. Gate Resistance.5.55..5.7.75. V SD, SOURCE TO DRAIN VOLTAGE (VOLTS) Figure. Diode Forward Voltage vs. Current ID, DRAIN CURRENT (AMPS) s s ms ms V GS = V SINGLE PULSE T C = 5 C. R DS(on) LIMIT dc THERMAL LIMIT PACKAGE LIMIT.. Figure. Maximum Rated Forward Biased Safe Operating Area EAS, SINGLE PULSE DRAIN TO SOURCE AVALANCHE ENERGY (mj) 75 5 5 5 5 75 5 I D = A T J, STARTING JUNCTION TEMPERATURE ( C) Figure. Maximum Avalanche Energy vs. Starting Junction Temperature 5
NTMSN PACKAGE DIMENSIONS SOIC CASE 75 7 ISSUE AJ X B Y Z H G A D 5 S C.5 (.) M Z Y S X S.5 (.) M SEATING PLANE Y. (.) M N X 5 M K J NOTES:. DIMENSIONING AND TOLERANCING PER ANSI Y.5M, 9.. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.. MAXIMUM MOLD PROTRUSION.5 (.) PER SIDE. 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE.7 (.5) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.. 75 THRU 75 ARE OBSOLETE. NEW STANDARD IS 75 7. MILLIMETERS INCHES DIM MIN MAX MIN MAX A. 5..9.97 B 3...5.57 C.35.75.53.9 D.33.5.3. G.7 BSC.5 BSC H..5.. J.9.5.7. K..7..5 M N.5.5.. S 5.... SOLDERING FOOTPRINT* STYLE :.5. PIN. SOURCE. SOURCE 3. SOURCE. GATE 5. DRAIN. DRAIN 7. DRAIN. DRAIN 7..75..55...7.5 SCALE : mm inches *For additional information on our Pb Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Typical parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including Typicals must be validated for each customer application by customer s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 53, Denver, Colorado 7 USA Phone: 33 75 75 or 3 3 Toll Free USA/Canada Fax: 33 75 7 or 3 37 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 955 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 33 79 9 Japan Customer Focus Center Phone: 3 5773 35 5 ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit For additional information, please contact your local Sales Representative NTMSN/D