Study of five level inverter for harmonic elimination

Similar documents
A Comparative Study of SPWM on A 5-Level H-NPC Inverter

Development of Multilevel Inverters for Control Applications

COMPARATIVE STUDY OF DIFFERENT TOPOLOGIES OF FIVE LEVEL INVERTER FOR HARMONICS REDUCTION

International Journal of Advance Engineering and Research Development

Speed Control of Induction Motor using Multilevel Inverter

Comparison of carrier based PWM methods for Cascaded H-Bridge Multilevel Inverter

Harmonic Evaluation of Multicarrier Pwm Techniques for Cascaded Multilevel Inverter

Simulation of Multilevel Inverter Using PSIM

Performance Improvement of Multilevel Inverter through Trapezoidal Triangular Carrier based PWM

Comparison between Conventional and Modified Cascaded H-Bridge Multilevel Inverter-Fed Drive

New Multi Level Inverter with LSPWM Technique G. Sai Baba 1 G. Durga Prasad 2. P. Ram Prasad 3

CARRIER BASED PWM TECHNIQUE FOR HARMONIC REDUCTION IN CASCADED MULTILEVEL INVERTERS

A Single-Phase Carrier Phase-shifted PWM Multilevel Inverter for 9-level with Reduced Switching Devices

A Comparative Analysis of Multi Carrier SPWM Control Strategies using Fifteen Level Cascaded H bridge Multilevel Inverter

Study of Unsymmetrical Cascade H-bridge Multilevel Inverter Design for Induction Motor

Modified Multilevel Inverter Topology for Driving a Single Phase Induction Motor

CASCADED H-BRIDGE MULTILEVEL INVERTER FOR INDUCTION MOTOR DRIVES

A Novel Cascaded Multilevel Inverter Using A Single DC Source

Nine-Level Cascaded H-Bridge Multilevel Inverter Divya Subramanian, Rebiya Rasheed

Simulation & Implementation Of Three Phase Induction Motor On Single Phase By Using PWM Techniques

A comparative study of Total Harmonic Distortion in Multi level inverter topologies

Simulation and Analysis of ASCAD Multilevel Inverter with SPWM for Photovoltaic System

Simulation of Five-Level Inverter with Sinusoidal PWM Carrier Technique Using MATLAB/Simulink

Literature Survey: Multilevel Voltage Source Inverter With Optimized Convention Of Bidirectional Switches

Cascaded H-Bridge Multilevel Inverter

COMPARATIVE STUDY OF PWM TECHNIQUES FOR DIODE- CLAMPED MULTILEVEL-INVERTER

Reduction in Total Harmonic Distortion Using Multilevel Inverters

Analysis of Asymmetrical Cascaded 7 Level and 9 Level Multilevel Inverter Design for Asynchronous Motor

ADVANCED PWM SCHEMES FOR 3-PHASE CASCADED H-BRIDGE 5- LEVEL INVERTERS

A NOVEL SWITCHING PATTERN OF CASCADED MULTILEVEL INVERTERS FED BLDC DRIVE USING DIFFERENT MODULATION SCHEMES

International Journal Of Engineering And Computer Science ISSN: Volume 2 Issue 12 December, 2013 Page No Abstract

A Single-Phase Cascaded Multilevel Inverter Based on a New Basic Unit with Reduced Number of Power Switches

Symmetrical Multilevel Inverter with Reduced Number of switches With Level Doubling Network

Original Article Development of multi carrier PWM technique for five level voltage source inverter

International Research Journal of Engineering and Technology (IRJET) e-issn: Volume: 03 Issue: 11 Nov p-issn:

A Modified Cascaded H-Bridge Multilevel Inverter topology with Reduced Number of Power Electronic Switching Components

A Novel Multilevel Inverter Employing Additive and Subtractive Topology

SWITCHING FREQUENCY HARMONIC SELECTION FOR SINGLE PHASE MULTILEVEL CASCADED H-BRIDGE INVERTERS

Unipolar and Bipolar PWM Inverter

New Approaches for Harmonic Reduction Using Cascaded H- Bridge and Level Modules

Simulation of Three Phase Cascaded H Bridge Inverter for Power Conditioning Using Solar Photovoltaic System

Multilevel Inverter with Coupled Inductors with Sine PWM Techniques

Performance Evaluation of Multi Carrier Based PWM Techniques for Single Phase Five Level H-Bridge Type FCMLI

Harmonic Analysis & Filter Design for a Novel Multilevel Inverter

Performance Evaluation of Single Phase H-Bridge Type Diode Clamped Five Level Inverter

CHAPTER 3. NOVEL MODULATION TECHNIQUES for MULTILEVEL INVERTER and HYBRID MULTILEVEL INVERTER

Analysis And Comparison Of Flying Capacitor And Modular Multilevel Converters Using SPWM

A Carrier Overlapping PWM Technique for Seven Level Asymmetrical Multilevel Inverter with various References

SINGLE PHASE THIRTEEN LEVEL INVERTER WITH REDUCED NUMBER OF SWITCHES USING DIFFERENT MODULATION TECHNIQUES

Modified Transistor Clamped H-bridge-based Cascaded Multilevel inverter with high reliability.

A New Transistor Clamped 5-Level H-Bridge Multilevel Inverter with voltage Boosting Capacity

Minimization Of Total Harmonic Distortion Using Pulse Width Modulation Technique

COMPARATIVE STUDY ON CARRIER OVERLAPPING PWM STRATEGIES FOR THREE PHASE FIVE LEVEL DIODE CLAMPED AND CASCADED INVERTERS

Analysis of New 7- Level an Asymmetrical Multilevel Inverter Topology with Reduced Switching Devices

Speed control of Induction Motor drive using five level Multilevel inverter

CHAPTER 4 MODIFIED H- BRIDGE MULTILEVEL INVERTER USING MPD-SPWM TECHNIQUE

IJSRD - International Journal for Scientific Research & Development Vol. 4, Issue 04, 2016 ISSN (online):

Diode Clamped Multilevel Inverter for Induction Motor Drive

Multilevel Inverters : Comparison of Various Topologies and its Simulation

MULTICARRIER TRAPEZOIDAL PWM STRATEGIES FOR A SINGLE PHASE FIVE LEVEL CASCADED INVERTER

ISSN: International Journal of Science, Engineering and Technology Research (IJSETR) Volume 1, Issue 5, November 2012

SIMULATION, DESIGN AND CONTROL OF A MODIFIED H-BRIDGE SINGLE PHASE SEVEN LEVEL INVERTER 1 Atulkumar Verma, 2 Prof. Mrs.

Keywords: Multilevel inverter, Cascaded H- Bridge multilevel inverter, Multicarrier pulse width modulation, Total harmonic distortion.

SIMULATION AND IMPLEMENTATION OF MULTILEVEL INVERTER BASED INDUCTION MOTOR DRIVE BASED ON PWM TECHNIQUES

SEVEN LEVEL HYBRID ACTIVE NEUTRAL POINT CLAMPED FLYING CAPACITOR INVERTER

Hybrid Modulation Switching Strategy for Grid Connected Photovoltaic Systems

Bhanutej Jawabu Naveez Assistant Professor, Vignana Bharathi Institute of Technology, Aushapur, Ghatkesar, Hyderabad.

INTERNATIONAL JOURNAL OF ELECTRICAL ENGINEERING & TECHNOLOGY (IJEET)

An Implementation of 9-Level MLI using IPD-Topology for Harmonic Reduction

Analysis of IM Fed by Multi-Carrier SPWM and Low Switching Frequency Mixed CMLI

Multilevel Inverter Based Statcom For Power System Load Balancing System

New model multilevel inverter using Nearest Level Control Technique

A Modified Apod Pulse Width Modulation Technique of Multilevel Cascaded Inverter Design

A Fifteen Level Cascade H-Bridge Multilevel Inverter Fed Induction Motor Drive with Open End Stator Winding

Hybrid 5-level inverter fed induction motor drive

Comparison of Multi Carrier PWM Techniques applied to Five Level CHB Inverter

A Novel Five-level Inverter topology Applied to Four Pole Induction Motor Drive with Single DC Link

Series Parallel Switched Multilevel DC Link Inverter Fed Induction Motor

SINGLE PHASE 21 LEVEL ASYMMETRIC CASCADED MULTILEVEL INVERTER WITH REDUCED NUMBER OF SWITCHES AND DC SOURCES

29 Level H- Bridge VSC for HVDC Application

International Journal of Advance Engineering and Research Development

Analysis of Asymmetrical Cascaded Multi-Cell Multilevel Inverter

Performance Evaluation of a Cascaded Multilevel Inverter with a Single DC Source using ISCPWM

Comparison of SPWM,THIPWM and PDPWM Technique Based Voltage Source Inverters for Application in Renewable Energy

Asymmetrical 63 level Inverter with reduced switches and its switching scheme

Enhanced Performance of Multilevel Inverter Fed Induction Motor Drive

A Single Dc Source Based Cascaded H-Bridge 5- Level Inverter P. Iraianbu 1, M. Sivakumar 2,

Design of DC AC Cascaded H-Bridge Multilevel Inverter for Hybrid Electric Vehicles Using SIMULINK/MATLAB

Comparative Analysis of Single Phase Cascaded H-Bridge Multilevel Inverter

ISSN Vol.05,Issue.05, May-2017, Pages:

MULTILEVEL INVERTER WITH LEVEL SHIFTING SPWM TECHNIQUE USING FEWER NUMBER OF SWITCHES FOR SOLAR APPLICATIONS

International Research Journal of Engineering and Technology (IRJET) e-issn: Volume: 05 Issue: 12 Dec p-issn:

Hardware Implementation of SPWM Based Diode Clamped Multilevel Invertr

Level Shifted Pulse Width Modulation in Three Phase Multilevel Inverter for Power Quality Improvement

Performance Study of Multiphase Multilevel Inverter Rajshree Bansod*, Prof. S. C. Rangari**

A Comparative Analysis of Modified Cascaded Multilevel Inverter Having Reduced Number of Switches and DC Sources

Design and Development of Multi Level Inverter

Harmonic Analysis Of Three Phase Diode Clamped Multilevel Inverters

Modelling and Simulation of New PV-Battery Based Hybrid Energy System for Z source Inverter using SVPWM fed Industrial Applications

MATLAB Implementation of a Various Topologies of Multilevel Inverter with Improved THD

Transcription:

Study of five level for harmonic elimination Farha Qureshi1, Surbhi Shrivastava 2 1 Student, Electrical Engineering Department, W.C.E.M, Maharashtra, India 2 Professor, Electrical Engineering Department, W.C.E.M, Maharashtra, India ---------------------------------------------------------------------***--------------------------------------------------------------- Abstract -In Multilevel Inverter technology has emerged recently as a very important alternative in the area of high power, high voltage energy control. It came into picture and it has gained more attention in market for various applications like renewable energy systems, industrial motor drives, etc. It can generate stepped waveform by reducing harmonic distortion with increase in the number of voltage level. In this paper, one carrier based PWM technique is proposed i.e. level shifted scheme which can minimize the total harmonic distortion and enhances the output voltage. Level Shifted [LS] Scheme is applied to the Cascade H-bridge multilevel and the complete analysis of THD to three and five levels is done. The simulation is done by MATLAB R2010a version software. Key Words: %THD, CHB multilevel, carrier-based PWM scheme, MATLAB/Simulink software. 1. INTRODUCTION The tremendous increase in energy demand led to call of high power converter technology to transmit the power with high accuracy. When dealing with high voltages, conventional s produce output voltages of low quality and high harmonic content which affects the equipment performance. So new power converter topologies were invented known as multilevel s and gained importance in industry applications because of high power ratings and better harmonic performance suitable for medium and high power applications. The output voltage of multilevel s is in form of stepped waveforms and obtained easily without use of transformers which decreases the cost of. Improved quality of waveforms can be obtained by increasing number of steps in the output waveforms and the harmonic content also comes down. Multilevel Inverters are classified into three topologies namely diode clamped, flying capacitor and cascaded type s. PWM is a technique in which width of gate pulses are controlled and used for various applications. Different types of PWM techniques are proposed for multilevel s like sinusoidal pulse width modulation, selective harmonic elimination and space vector modulation. SPWM is considered as the best technique among other PWM methods because of various reasons like high power handling capacity, no temperature variation, easy to implement and control. Here SPWM is used for modelling of three level and five level cascaded H-bridge. The design and modelling of three levels and five levels CHB is done in MATLAB/SIMULINK. concept uses the IGBT semiconductor switches. 2. CASCADED H-BRIDGE MULTILEVEL INVERTER (CHMLI): In this proposed The cascade in the figure 1, can produce a phase voltage with five voltage levels. The resultant phase voltage is VAN = VH1 + VH2, which is the voltage at the terminal A with respect to the neutral N. The output voltage can be 0, ±E, ±2E. The voltage levels which correspond to various switching states are summarized in table 1. It can be observed from the table that some voltage levels can be obtained by more than one switching state. These redundancies are common in multilevel s. It provides a great flexibility for switching pattern design, especially for space vector modulation schemes. In a general way If H is the number of single-phase H-bridges per phase, the number of levels of the is: m= (2H+1) where, H is the number of H-bridge cells per phase leg. The voltage level m is always an odd number for the CHB. The total number of active switches (IGBTs) used in the CHB s can be calculated by, Nsw = 6(m 1) Where, Nsw is total number of switches and m is a voltage level. [1] Advantages: 1. The multilevel is composed of multiple units of identical H-bridge power cells, which leads to a reduction in manufacturing cost. 2016, IRJET Impact Factor value: 4.45 ISO 9001:2008 Certified Journal Page 1420

Lower voltage THD and dv/dt. The output voltage waveform is formed by several voltage levels with small voltage steps. Compared with a two-level, the CHB multilevel can produce an output voltage with much lower THD and dv/dt. Table 1 Disadvantages: 1. Large number of isolated dc supplies- The dc supplies for the CHB are usually obtained from a stiff DC supply employing an expensive phase shifting transformer. 2. High component count- The CHB uses a large number of IGBT modules. A five-level CHB requires 24 IGBTs with the same number of gate drivers. 3. Harmonic Reduction Technique: Fig- 1: Five-level cascaded H-bridge In this diagram, the 24 no. of IGBTS are used and after that get the output 5 level voltage. The output is given to the 3- Phase load like as R-L load taken normally. The pulses are generating by comparing the triangular wave and sinusoidal wave. For 5 level output, the triangular wave are taken N-1. Means 4 triangular waveform required. Which are compare to sinusoidal waveform and pulse are given to the each IGBT. Fig-2: classification of multilevel control techniques The carrier-based modulation schemes for multilevel s can be generally classified into two categories: phase-shifted and level-shifted modulations. Both modulation schemes can be applied to the cascaded H- bridge s. Total harmonics distortion of phaseshifted modulation is much higher than level shifted modulation. Therefore we have considered level-shifted 2016, IRJET Impact Factor value: 4.45 ISO 9001:2008 Certified Journal Page 1421

modulation. An m-level multilevel using levelshifted multicarrier modulation scheme requires (m-1) triangular carriers, all having the same frequency and amplitude. The (m-1) triangular carriers are vertically disposed such that the bands they occupy are contiguous. The frequency modulation index is given by mf = fcr/fm, which remains the same as that for the phase-shifted modulation scheme whereas the amplitude modulation index is defined as.(1) where ˆVm is the peak amplitude of the modulating wave vm and ˆVcr is the peak amplitude of each carrier wave. The Level shifted pulse width modulation have three types named as In-phase Disposition (IPD), Phase opposition disposition (POD) and Alternate phase opposition disposition (APOD). [1],[6] (a) in-phase disposition (IPD), where all carriers are in phase.[1],[6] (b) alternative phase opposite disposition (APOD), where all carriers are alternatively in opposite disposition.[1],[6] (c) phase opposite disposition (POD), where all carriers above the zero reference are in phase but in opposition with those below the zero reference. [1],[ 6] 4.SIMULATION AND RESULTS: Fig -3: Simulation CHB circuit diagram of 3 phase five level Table 2 THD Comparisons of PWM Technique SR.NO PWM No. of % THD Technique levels 1 IPD 3 Level 36.77 % 2 APOD 3 Level 63.16% 3 POD 3 Level 63.88 % 4 IPD 5 Level 19.20 % 5 APOD 5 Level 28.50 % 6 POD 5 Level 33.43 % Fig -4: Showing. the output voltage of 5level CHB Fig-5: Showing Simulation result of IPD PWM scheme for 5level CHB 2016, IRJET Impact Factor value: 4.45 ISO 9001:2008 Certified Journal Page 1422

Fig -9: Showing Simulation result of POD PWM scheme for 5level CHB Fig- 6 : Showing THD Analysis of IPD for 5level CHB Fig -10: Showing THD Analysis of POD for 5level CHB Similarly simulation result of 3phase 3 level CHB is given below. Fig -7 : Showing Simulation result of APOD PWM scheme for 5level CHB Fig -8: Showing THD Analysis of APOD for 5level CHB Fig -11: Showing THD Analysis of IPD for 3level CHB 2016, IRJET Impact Factor value: 4.45 ISO 9001:2008 Certified Journal Page 1423

Fig-12:Showing Simulation result of IPD PWM scheme for 3level CHB Fig-15: Showing THD Analysis of POD for 3level CHB Fig -13: Showing the output voltage of 3level CHB. Fig- 16: Showing Simulation result of POD PWM scheme for 3level CHB 5. CONCLUSIONS Fig-13 Showing THD Analysis of APOD for 3level CHB Multilevel are very suitable for PV generation.h bridge cell with PWM control is very promising solution not only for having medium and high voltage but for improving the quality of the voltage i.e. reduction of THD. In this paper has been discuss the CHB topology using IPD, APOD and POD and they are compared. Further it is observed that IPD is better and yield less THD as compare to APOD and POD in 3 level and 5 level CHB. Simulation results show that when we increase the number of levels THD get reduced in the output voltage waveform. ACKNOWLEDGEMENT The authors thanks Prof. Surbhi Shrivastava for their support. REFERENCES: Fig-14: Simulation result of APOD PWM scheme for 3level CHB invert [1] Bin Wu, High-Power converters and AC drives ISBN: 9780471731719, DOI:10.1002/0471773719 Copyright 2006 the Institute of Electrical and Electronics Engineers, Inc. [2] J. Rodriguez, J.S. Lai, F. Zheng. Multilevel Inverters: A survey of Topologies, controls, and applications IEEE 2016, IRJET Impact Factor value: 4.45 ISO 9001:2008 Certified Journal Page 1424

Volume: 03 Issue: 06 June-2016 www.irjet.net p-issn: 2395-0072 Transactions on Industrial electronic, Vol 49. No 4. August 2002. pp 724-738. [3] S. Saeed Fazel, Investigation and comparison of multilevel converters for medium voltage applications Doctoral thesis, von der Fakultät IV- Elektrotechnik and Informatik der Technische Universität Berlin, Berlin 2007. [4] R.Lund Multilevel power electronic converters for electrical motor drives Doctoral thesis at NTNU 2005:62.Trondheim April 2005.pp 19. [5] Muhammad H. Rashid, Power electronic circuits, devices and apllications, 3rd edition 2003, Pearson Education Inc., chapter 9, pp 406-422. [6] Leon M.Tolbert and Thomas G. Habetler Novel multilevel carrier based PWM method IEEE Transaction On Industry Application Vol 35 No 5 Sep 1999 pp 1098-1107 [7 K B Khanchandani, Power Electronics,second edition, Tata McGraw Hill Edition, pp. 535-588. BIOGRAPHIES Farha Qureshi was born in Nagpur, India. She received the BE. Degree in electrical engineering from and the Rashtrasant Tukdujimaharaj University Nagpur, India, in 2011 and presently M.Tech pursuing. Her fields of interest are power electronics, power systems, and renewable energy Surbhi Shrivastava was born in Nagpur, India,. She received the BE. Degree in electrical engineering from CSVTU BHILAI University India, in 2010 and received M.Tech in Electrical Devices and power system engineering from CSVTU BHILAI University India, in 2014. Her fields of interest are power electronic s and power systems. 2016, IRJET Impact Factor value: 4.45 ISO 9001:2008 Certified Journal Page 1425