Extraction of Transmission Line Parameters and Effect of Conductive Substrates on their Characteristics

Similar documents
HIGH-SPEED integrated circuits require accurate widebandwidth

A CAD-Oriented Modeling Approach of Frequency-Dependent Behavior of Substrate Noise Coupling for Mixed-Signal IC Design

Streamlined Design of SiGe Based Power Amplifiers

CAD oriented study of Polyimide interface layer on Silicon substrate for RF applications

ON-CHIP TECHNOLOGY INDEPENDENT 3-D MOD- ELS FOR MILLIMETER-WAVE TRANSMISSION LINES WITH BEND AND GAP DISCONTINUITY

FDTD SPICE Analysis of High-Speed Cells in Silicon Integrated Circuits

SIZE REDUCTION AND HARMONIC SUPPRESSION OF RAT-RACE HYBRID COUPLER USING DEFECTED MICROSTRIP STRUCTURE

WIDE-BAND circuits are now in demand as wide-band

Progress In Electromagnetics Research Letters, Vol. 23, , 2011

An Equivalent Circuit Model for On-chip Inductors with Gradual Changed Structure

BROADBAND ASYMMETRICAL MULTI-SECTION COU- PLED LINE WILKINSON POWER DIVIDER WITH UN- EQUAL POWER DIVIDING RATIO

High-Selectivity UWB Filters with Adjustable Transmission Zeros

Introduction: Planar Transmission Lines

Electrical Comparison between TSV in Silicon and TPV in Glass for Interposer and Package Applications

ACTIVE phased-array antenna systems are receiving increased

EQUIVALENT ELECTRICAL CIRCUIT FOR DESIGN- ING MEMS-CONTROLLED REFLECTARRAY PHASE SHIFTERS

An on-chip antenna integrated with a transceiver in 0.18-µm CMOS technology

International Journal of Advanced Research in Computer Engineering &Technology (IJARCET) Volume 2, Issue 4, April 2013

Modified Wilkinson Compact Wide Band (2-12GHz) Equal Power Divider

SINCE ITS introduction, the integrated circuit (IC) has pervaded

New Design Formulas for Impedance-Transforming 3-dB Marchand Baluns Hee-Ran Ahn, Senior Member, IEEE, and Sangwook Nam, Senior Member, IEEE

Broadband analog phase shifter based on multi-stage all-pass networks

Publication P European Microwave Association (EuMA) Reprinted by permission of European Microwave Association.

REFERENCES. [1] P. J. van Wijnen, H. R. Claessen, and E. A. Wolsheimer, A new straightforward

DESIGN OF COMPACT MICROSTRIP LOW-PASS FIL- TER WITH ULTRA-WIDE STOPBAND USING SIRS

DesignCon Full Chip Signal and Power Integrity with Silicon Substrate Effect. Norio Matsui Dileep Divekar Neven Orhanovic

Miniature 3-D Inductors in Standard CMOS Process

A 10:1 UNEQUAL GYSEL POWER DIVIDER USING A CAPACITIVE LOADED TRANSMISSION LINE

DISTRIBUTED amplification is a popular technique for

I.INTRODUCTION. Research Volume 6 Issue 4 - October 31, 2008 [

Compact Wideband Quadrature Hybrid based on Microstrip Technique

Decomposition of Coplanar and Multilayer Interconnect Structures with Split Power Distribution Planes for Hybrid Circuit Field Analysis

A 7-GHz 1.8-dB NF CMOS Low-Noise Amplifier

Wideband Bow-Tie Slot Antennas with Tapered Tuning Stubs

TECHNICAL REPORT: CVEL Modeling the Conversion between Differential Mode and Common Mode Propagation in Transmission Lines

Lines and Slotlines. Microstrip. Third Edition. Ramesh Garg. Inder Bahl. Maurizio Bozzi ARTECH HOUSE BOSTON LONDON. artechhouse.

Chapter 2. Inductor Design for RFIC Applications

Efficient Electromagnetic Analysis of Spiral Inductor Patterned Ground Shields

Exact Synthesis of Broadband Three-Line Baluns Hong-Ming Lee, Member, IEEE, and Chih-Ming Tsai, Member, IEEE

Signal Integrity Modeling and Measurement of TSV in 3D IC

Finite Width Coplanar Waveguide for Microwave and Millimeter-Wave Integrated Circuits

Citation Electromagnetics, 2012, v. 32 n. 4, p

An Area efficient structure for a Dual band Wilkinson power divider with flexible frequency ratios

EMBEDDED MICROSTRIP LINE TO STRIPLINE VERTICAL TRANSITION USING LTCC TECHNIQUE

5.75 GHz Microstrip Bandpass Filter for ISM Band

Substrate Integrated Waveguide (SIW) Bandpass Filter with Novel Microstrip-CPW- SIW Input Coupling

Microstrip even-mode half-wavelength SIR based I-band interdigital bandpass filter

Characteristic Variation of 3-D Solenoid Embedded Inductors for Wireless Communication Systems

Progress In Electromagnetics Research C, Vol. 32, 43 52, 2012

Lecture #3 Microstrip lines

THE GENERALIZED CHEBYSHEV SUBSTRATE INTEGRATED WAVEGUIDE DIPLEXER

MINIATURIZED SIZE BRANCH LINE COUPLER USING OPEN STUBS WITH HIGH-LOW IMPEDANCES

Wafer-scale 3D integration of silicon-on-insulator RF amplifiers

Design and Analysis of Novel Compact Inductor Resonator Filter

A 6 : 1 UNEQUAL WILKINSON POWER DIVIDER WITH EBG CPW

1-13GHz Wideband LNA utilizing a Transformer as a Compact Inter-stage Network in 65nm CMOS

NOVEL PLANAR MULTIMODE BANDPASS FILTERS WITH RADIAL-LINE STUBS

A Millimeter Wave Center-SIW-Fed Antenna For 60 GHz Wireless Communication

OPTIMIZED FRACTAL INDUCTOR FOR RF APPLICATIONS

2.2 INTERCONNECTS AND TRANSMISSION LINE MODELS

Equivalent Circuit Model Overview of Chip Spiral Inductors

Compact Multilayer Hybrid Coupler Based on Size Reduction Methods

University of KwaZulu-Natal

806 IEEE ANTENNAS AND WIRELESS PROPAGATION LETTERS, VOL. 8, /$ IEEE

A NEW FREQUENCY SELECTIVE WINDOW FOR CONSTRUCTING WAVEGUIDE BANDPASS FILTERS WITH MULTIPLE ATTENUATION POLES

Dual band planar hybrid coupler with enhanced bandwidth using particle swarm optimization technique

A Novel Low Power Optimization for On-Chip Interconnection

Broadband Substrate to Substrate Interconnection

DESIGN OF SEVERAL POWER DIVIDERS USING CPW- TO-MICROSTRIP TRANSITION

On-Chip Passive Devices Embedded in Wafer-Level Package

Modeling and Simulation of Powertrains for Electric and Hybrid Vehicles

A Frequency Reconfigurable Dual Pole Dual Band Bandpass Filter for X-Band Applications

Design of Duplexers for Microwave Communication Systems Using Open-loop Square Microstrip Resonators

A Broadband GCPW to Stripline Vertical Transition in LTCC

A COMPACT DOUBLE-BALANCED STAR MIXER WITH NOVEL DUAL 180 HYBRID. National Cheng-Kung University, No. 1 University Road, Tainan 70101, Taiwan

X. Wu Department of Information and Electronic Engineering Zhejiang University Hangzhou , China

Department of Electrical Engineering University of North Texas

THE PHASED arrays consist of thousands of antenna elements

QUASI-ELLIPTIC MICROSTRIP BANDSTOP FILTER USING TAP COUPLED OPEN-LOOP RESONATORS

EM Design of an Isolated Coplanar RF Cross for MEMS Switch Matrix Applications

Dual Band Wilkinson Power divider without Reactive Components. Subramanian.T.R (DESE)

COMPACT MICROSTRIP BANDPASS FILTERS USING TRIPLE-MODE RESONATOR

MODERN microwave communication systems require

QUADRI-FOLDED SUBSTRATE INTEGRATED WAVEG- UIDE CAVITY AND ITS MINIATURIZED BANDPASS FILTER APPLICATIONS

ADVANCES in NATURAL and APPLIED SCIENCES

BALANCED MIXERS USING WIDEBAND SYMMETRIC OFFSET STACK BALUN IN 0.18 µm CMOS

A Spiral Antenna with Integrated Parallel-Plane Feeding Structure

A NOVEL ANALYSIS OF ULTRA-WIDEBAND PLANAR DIPOLE ARRAY ANTENNA

ANALYSIS AND DESIGN OF TWO LAYERED ULTRA WIDE BAND PASS FILTER WITH WIDE STOP BAND. D. Packiaraj

Broadband Rectangular Waveguide to GCPW Transition

Skin Effect: A Natural Phenomenon for Minimization of Ground Bounce in VLSI RC Interconnect Shilpi Lavania

DESIGN AND IMPLEMENTATION OF 2-BIT LOADED LINE PHASE SHIFTER

Progress In Electromagnetics Research C, Vol. 12, , 2010

Full H-band Waveguide-to-Coupled Microstrip Transition Using Dipole Antenna with Directors

A Compact DGS Low Pass Filter using Artificial Neural Network

On-Chip Spiral Inductors and On-Chip Spiral Transistors for Accurate Numerical Modeling

A NOVEL WIDE-STOPBAND BANDSTOP FILTER WITH SHARP-REJECTION CHARACTERISTIC AND ANA- LYTICAL THEORY

A NOVEL EPSILON NEAR ZERO (ENZ) TUNNELING CIRCUIT USING MICROSTRIP TECHNOLOGY FOR HIGH INTEGRABILITY APPLICATIONS

A Triple-Band Voltage-Controlled Oscillator Using Two Shunt Right-Handed 4 th -Order Resonators

Slot Antennas For Dual And Wideband Operation In Wireless Communication Systems

Transcription:

ROMANIAN JOURNAL OF INFORMATION SCIENCE AND TECHNOLOGY Volume 19, Number 3, 2016, 199 212 Extraction of Transmission Line Parameters and Effect of Conductive Substrates on their Characteristics Saurabh Chaturvedi, Mladen Božanić, and Saurabh Sinha Department of Electrical and Electronic Engineering Science, Faculty of Engineering and the Built Environment, University of Johannesburg, Auckland Park Kingsway Campus Johannesburg, South Africa Email: chaturvedi.s.in@ieee.org, mbozanic@ieee.org, ssinha@uj.ac.za Abstract. The paper presents the effect of conductive or lossy silicon (Si) substrates on the frequency-dependent distributed series impedance transmission line (TL) parameters, R(ω) and L(ω). The frequency variations of these parameters of the microstrip line for four different conductivities of Si substrate are observed and compared. Keysight Technologies (formerly Agilent s Electronic Measurement Group) Advanced Design System is used for the electromagnetic simulations of the microstrip line structures. Scattering parameters based equations are used to plot the variations of series impedance parameters as a function of frequency. Furthermore, this paper explains a complete method to extract various parameters related to a TL. The work extracts the parameters of a microstrip TL model provided with the GlobalFoundries 0.13 µm SiGe BiCMOS8HP process design kit up to 100 GHz. Keywords: Conductive substrate, microstrip line, transmission line (TL) model, S-parameters, skin effect, SiGe BiCMOS, process design kit (PDK). 1 Introduction With the extensive scaling of metal oxide semiconductor (MOS) transistors, complementary MOS (CMOS) process technology has had the advantage of the integration of digital, analog, and multi-gigahertz (GHz) radio frequency (RF) modules to implement a system on chip (SOC). However, owing to the low resistivity of silicon (Si) substrate, the on-chip passive components show low quality factors (Q-factors) in CMOS technology. The performance of RF circuits is mainly limited by the low quality on-chip passives in typical CMOS technology [1], [2]. With the increase in operating frequency, the electrical property of on-chip interconnects has emerged as a dominating factor in the overall performance of Si based

200 Saurabh Chaturvedi et al. RF integrated circuits (ICs). In recent years, much research has been done to learn the frequency-dependent behavior of on-chip interconnects and passive elements fabricated on lossy Si substrates [3], [4]. The transmission characteristics of interconnects on lossy substrates have been presented by a full-wave electromagnetic (EM) approach [5], [6] and quasi-static EM methods [7] with equivalent circuit modeling [8], [9]. The closed-form formulae to determine the frequency dependence of distributed parameters of IC interconnects on conductive Si substrates are reported in [3], [4]. This paper compares EM simulation results using the Keysight Technologies Advanced Design System (ADS) for the variations of frequency-dependent impedance parameters of the microstrip interconnect for four Si substrate conductivities, including 10 4, 10 3, 10 2, and 10 S/m. The paper also discusses a generic equation based method to extract various parameters associated with a transmission line (TL). The parameters of a microstrip TL model available with the GlobalFoundries (GF) 0.13 µm SiGe BiCMOS8HP process design kit (PDK) are extracted up to 100 GHz. The paper is organized as follows: Section 2 depicts the structure of a microstrip line on a lossy Si substrate and lists the specifications of parameters. This section also presents the distributed RLGC TL model, scattering parameters (S-parameters) based equations, and the EM simulation setup. Section 3 explores a method to extract the TL parameters and exhibits the circuit schematic for EM simulations. The simulation results are demonstrated and discussed in Section 4, and Section 5 concludes this paper. 2 On-Chip Interconnect 2.1 Structure Specifications The structure of a microstrip-type on-chip interconnect on a lossy Si substrate is shown in Figure 1. A microstrip line is the most common TL used in planar circuits at high frequencies. The cross-section consists of a substrate between a conductor and a ground plane. Fig. 1: Microstrip line on a lossy Si substrate. The specifications of parameters of the on-chip interconnect structure of Figure 1 are tabulated in Table 1.

Extraction of Transmission Line Parameters and Effect of Conductive Substrates 201 Table 1: List of parameters Substrate (Si) thickness, h Si 450 µm Substrate dielectric constant 11.9 Oxide (SiO 2 ) thickness, h ox 2.5 µm Oxide dielectric constant 3.9 Metal thickness, h m 1 µm Metal width, w m 5 µm Metal length, l m 1 mm Substrate conductivity, σ 10 4, 10 3, 10 2, 10 S/m Metal conductivity, σ m 5.99 10 7 S/m 2.2 Distributed RLGC Model Figure 2 illustrates an RLGC section of a distributed TL. A TL can be partitioned into many similar RLGC sections using the Telegrapher s equations. The parameters R(ω), L(ω), G(ω), and C(ω) are the frequency-dependent distributed line resistance, inductance, conductance, and capacitance per unit length (PUL), respectively. The length of the section is dx. The series impedance interconnect parameters are R(ω) and L(ω), while the shunt admittance parameters are G(ω) and C(ω). Fig. 2: Distributed RLGC section. The characteristic impedance Z c and the propagation constant γ are associated with these frequency-dependent line parameters [10]. The relations are given by (1) and (2), respectively. R(ω) + jωl(ω) Z c = (1) G(ω) + jωc(ω) γ = [R(ω) + jωl(ω)][g(ω) + jωc(ω)] (2) The expressions of Z c and γ are represented in terms of the S-parameters [10] as: Z c = Z0 2 (1 + S 11 ) 2 S21 2 (1 S 11 ) 2 S21 2 (3) where { 1 S e γl 2 = 11 + S21 2 2S 21 } 1 ± K (4)

202 Saurabh Chaturvedi et al. K = (S 2 11 S2 21 + 1)2 (2S 11 ) 2 (2S 21 ) 2. (5) The distributed parameters of a TL are determined by using (6)-(9) [10]: R(ω) = Re(γZ c ) (6) and L(ω) = Im(γZ c) ω ( γ G(ω) = Re ( Im C(ω) = ω Z c ) ) γ Z c (7) (8). (9) 2.3 Simulation Setup The layouts of microstrip interconnect structures for different conductivities (10 4, 10 3, 10 2, and 10 S/m) of Si substrate are drawn in the ADS layout editor, and the S- parameters based EM simulations are performed using Momentum simulator. Figure 3 shows the layout of the microstrip line structure. The schematic representation is demonstrated in Figure 4. The structures are simulated for the frequency range of 0.1 GHz to 20 GHz [11]. The variations of distributed impedance parameters R(ω) and L(ω) as a function of frequency are plotted in ADS by using (3)-(7). Fig. 3: Microstrip line layout.

Extraction of Transmission Line Parameters and Effect of Conductive Substrates 203 Fig. 4: Schematic diagram. 3 Extraction of Millimeter-Wave Transmission Line Parameters In Section 2, the parameter extraction has been limited to the series impedance TL parameters and up to 20 GHz. Section 3 expands on the discussion by introducing a method to extract various parameters associated with a TL up to millimeter-wave (mm-wave) frequencies. The parameters of a microstrip TL model provided with the GF 0.13 µm SiGe BiCMOS8HP PDK are extracted. In the BiCMOS8HP PDK, the model singlewire is a microstrip TL structure that incorporates one signal line, a metal ground plane, and optional side shields. The back end of line metal levels for the signal line and ground plane are chosen by the designer. In this work, the metal layers, AM and M1, are used as signal line and ground plane, respectively. The resistivity of the Si substrate in this process technology is less than 20 Ω-cm [12]. A non-disclosure agreement with GF is applicable, therefore, other process parameters are not given in this paper. 3.1 Parameter Extraction Method The parameters of the singlewire microstrip TL model are extracted by using the set of equations [13] given in Figure 5, where equations are written in the format and syntax that ADS uses. In this method, first of all, the S-parameters are obtained by ADS EM simulations, and then the S-parameters are converted into the Z- and Y - parameters. Therefore, this line parameters extraction method can be classified as Z- and Y - parameters based method. After the simulation, these equations are written in the ADS Data Display window to plot the parameters as a function of frequency.

204 Saurabh Chaturvedi et al. Fig. 5: Equations for parameter extraction. 3.2 Simulation Setup Figure 6 shows the ADS schematic for EM simulations. The width and length of the signal line are chosen as 5 µm and 180 µm, respectively. The schematic is simulated for the frequency range of 1 GHz to 100 GHz. Fig. 6: Schematic diagram.

Extraction of Transmission Line Parameters and Effect of Conductive Substrates 205 4 Results and Discussion 4.1 Results for the Transmission Line of Section 2 The ADS frequency response graphs of distributed resistance and distributed inductance PUL of the microstrip line for a Si substrate with the conductivity of 10 4 S/m are presented in Figure 7 and Figure 8, respectively. The units of resistance and inductance PUL are Ω/m and H/m, respectively. Fig. 7: Frequency variation of distributed resistance PUL (Ω/m). Fig. 8: Frequency variation of distributed inductance PUL (H/m). Similarly, the frequency response graphs for other conductivities of Si substrate are obtained using ADS. Figure 9 and Figure 10 compare the frequency response of distributed resistance and distributed inductance PUL, respectively, for four different conductivities of Si substrate.

206 Saurabh Chaturvedi et al. Fig. 9: Frequency response of resistance PUL (Ω/cm) for different substrate conductivities. Fig. 10: Frequency response of inductance PUL (nh/cm) for different substrate conductivities. The lossy behavior of Si substrate increases the dependence of on-chip interconnect parameters on frequency. In Si based technologies, including CMOS and BiCMOS, owing to the higher conductivity of the substrates, the distributed inductance of an interconnect shows the frequency-dependent nature, which is because of the substrate skin effect. Similarly, in addition to the metal skin effect, the substrate skin effect enhances the frequency dependence of the distributed line resistance. The variations of distributed impedance parameters with frequency depend mainly on the conductivity and thickness of the substrate [8]. Figure 7 shows the linear increment of the distributed resistance PUL with frequency, while Figure 8 demonstrates the decrease in the distributed inductance PUL of the microstrip line for the substrate conductivity of 10 4 S/m. As displayed in Figure 9, on decreasing the substrate conductivity, the distributed resistance PUL shows a relatively slow increment with frequency. Similarly, Figure 10 exhibits that on decreasing the substrate conductivity, the decrease in the distributed inductance PUL with frequency becomes much slower. These EM simulation results support the fact that the distributed series impedance parameters of the on-chip interconnects are highly depen-

Extraction of Transmission Line Parameters and Effect of Conductive Substrates 207 dent on substrate conductivity. The substrate skin effect becomes more significant with the increase in substrate conductivity. The variations in distributed resistance and distributed inductance PUL with substrate conductivity for three frequencies are also shown in Figure 11 and Figure 12, respectively. Fig. 11: Change in the distributed resistance PUL (Ω/cm) with substrate conductivity. Fig. 12: Change in the distributed inductance PUL (nh/cm) with substrate conductivity. 4.2 Results for the Transmission Line of Section 3 The schematic of Figure 6 is simulated and the frequency response plots are obtained up to 100 GHz by using the equations given in Figure 5. 4.2.1 Series Impedance Parameters Figure 13 and Figure 14 depict the frequency variation of series impedance parameters of the TL. 4.2.2 Shunt Admittance Parameters Figure 15 and Figure 16 present the variation of shunt admittance parameters with frequency.

208 Saurabh Chaturvedi et al. Fig. 13: Resistance PUL (Ω/m) vs frequency plot. Fig. 14: Inductance PUL (H/m) vs frequency plot. Fig. 15: Capacitance PUL (F/m) vs frequency plot. 4.2.3 Characteristic Impedance The magnitude and phase responses of the TL characteristic impedance are illustrated in Figures 17 (a, b).

Extraction of Transmission Line Parameters and Effect of Conductive Substrates 209 Fig. 16: Conductance PUL (S/m) vs frequency plot. Fig. 17: Characteristic impedance vs frequency plots. 4.2.4 Propagation Parameters The magnitude of the propagation constant as a function of frequency is plotted in Figure 18 (a). The attenuation constant and phase constant graphs are demonstrated in Figure 18 (b) and Figure 18 (c), respectively.

210 Saurabh Chaturvedi et al. Fig. 18: Propagation parameters vs frequency plots. 4.2.5 Quality Factor The quality factor variation of the TL with frequency is shown in Figure 19.

Extraction of Transmission Line Parameters and Effect of Conductive Substrates 211 5 Conclusion Fig. 19: Quality factor vs frequency plot. In this paper, the frequency responses of distributed series impedance parameters of the microstrip TL are compared for four different conductivities of Si substrate. The S-parameters based EM simulation results exhibit the impact of substrate and conductor losses on the variations of series impedance line parameters with frequency. The substrate skin effect shows a significant influence on the frequency characteristics of these parameters. The paper further discusses the Z- and Y -parameters based method for the extraction of TL parameters and plots the frequency variations of parameters in the mm-wave regime. References [1] YANG D., DING Y., and HUANG S., A 65-nm high-frequency low-noise CMOS-based RF SoC technology, IEEE Trans. Electron Devices, vol. 57, no. 1, pp. 328-335, Jan. 2010. [2] KIM T., LI X., and ALLSTOT D. J., Compact model generation for on-chip transmission lines, IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 51, no. 3, pp. 459-470, Mar. 2004. [3] WEISSHAAR A., LAN H., and LUOH A., Accurate closed-form expressions for the frequency-dependent line parameters of on-chip interconnects on lossy silicon substrate, IEEE Trans. Adv. Packag., vol. 25, no. 2, pp. 288-296, May 2002. [4] WEISSHAAR A. and LUOH A., Closed-form expressions for the series impedance parameters of on-chip interconnects on multilayer silicon substrates, IEEE Trans. Adv. Packag., vol. 27, no. 1, pp. 126-134, Feb. 2004. [5] SHU W., SHICHIJO S., and HENDERSON R. M., Investigation of propagation characteristics of CPWs on a lossy substrate with a novel equivalent circuit, in Proc. IEEE Texas Symp. Wireless Microw. Circuits Syst., 2014, pp. 1-4. [6] GROTELÜSCHEN E., DUTTA L. S., and ZAAGE S., Full-wave analysis and analytical formulas for the line parameters of transmission lines on semiconductor substrates, Integration, VLSI J., vol. 16, no. 1, pp. 33-58, Nov. 1993. [7] TRIPATHI A., HAHM Y.-C., WEISSHAAR A., and TRIPATHI V. K., A quasi-tem spectral domain approach for calculating distributed inductance and resistance of microstrip on Si-SiO 2 substrate, IET Electron. Lett., vol. 34, no. 13, pp. 1330-1331, Jun. 1998.

212 Saurabh Chaturvedi et al. [8] ZHENG J., HAHM Y.-C., TRIPATHI V. K., and WEISSHAAR A., CAD-oriented equivalent-circuit modeling of on-chip interconnects on lossy silicon substrate, IEEE Trans. Microw. Theory Tech., vol. 48, no. 9, pp. 1443-1451, Sep. 2000. [9] ZHENG J., TRIPATHI V. K., and WEISSHAAR A., Characterization and modeling of multiple coupled on-chip interconnects on silicon substrate, IEEE Trans. Microw. Theory Tech., vol. 49, no. 10, pp. 1733-1739, Oct. 2001. [10] EISENSTADT W. R. and EO Y., S-parameter-based IC interconnect transmission line characterization, IEEE Trans. Compon., Hybrids, Manuf. Technol., vol. 15, no. 4, pp. 483-490, Aug. 1992. [11] CHATURVEDI S., BOŽANIĆ M., and SINHA S., Effect of lossy substrates on series impedance parameters of interconnects, in Proc. IEEE 2016 Int. Semiconductor Conf. (CAS), 2016, pp. 55-58. [12] MOSIS Integrated Circuit Fabrication Service. [Online]. Available: https://www.mosis.com [13] Keysight Technologies, Extracting transmission line parameters from SP data. [Online]. Available: http://www.keysight.com