Encapsulation Baseline Proposal for EFM Copper

Similar documents
New Preamble Proposal for 10BASE-T1S

Lecture 3 Data Link Layer - Digital Data Communication Techniques

Annex 91A Coexistence of 1 Gb/s (symmetric), 10 Gb/s (symmetric) and 10/1 Gb/s (asymmetric) Ethernet Passive Optical Networks (EPONs)

Digital Data Communication Techniques

1000BASE-RH PHY system simulations

Data and Computer Communications

Low overhead coding proposal 10GbE serial links

Follow-up to New Preamble Proposal for 10BASE-T1S

ITU-T G (06/2004) Very high speed digital subscriber line transceivers

Canova Tech The Art of Silicon Sculpting

White Paper FEC In Optical Transmission. Giacomo Losio ProLabs Head of Technology

Study of Undetected Error Probability of BCH codes for MTTFPA analysis

Coexistence of 1 Gb/s (symmetric), 10 Gb/s (symmetric) and 10/1 Gb/s (asymmetric) Ethernet Passive Optical Networks (EPONs)

LDPC Code Length Reduction

Implementation of Reed-Solomon RS(255,239) Code

Detecting and Correcting Bit Errors. COS 463: Wireless Networks Lecture 8 Kyle Jamieson

Digital Transmission using SECC Spring 2010 Lecture #7. (n,k,d) Systematic Block Codes. How many parity bits to use?

Datacommunication I. Layers of the OSI-model. Lecture 3. signal encoding, error detection/correction

DIGITAL DATA COMMUNICATION TECHNIQUES

Single Error Correcting Codes (SECC) 6.02 Spring 2011 Lecture #9. Checking the parity. Using the Syndrome to Correct Errors

Multiple Downstream Profile Implications. Ed Boyd, Broadcom

Chapter 10 Error Detection and Correction 10.1

Layering and Controlling Errors

ECE 6640 Digital Communications

Improved PHR coding of the MR-O-QPSK PHY

Lecture 3: Modulation & Clock Recovery. CSE 123: Computer Networks Stefan Savage

ECE 476/ECE 501C/CS Wireless Communication Systems Winter Lecture 9: Error Control Coding

Intel LXT971A Single-Port 10/100 Mbps PHY Transceiver

ICS Description. Features DATASHEET 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH MII INTERFACE

16.36 Communication Systems Engineering

AHA Application Note. Primer: Reed-Solomon Error Correction Codes (ECC)

PCS State Diagrams plus. Gao (Heaven) Bo (Huawei) Glen Kramer (Broadcom Ltd) Duane Remein (Huawei)

IEEE P802.3bn Tutorial E P o C

Cortina Systems LXT971A Single-Port 10/100 Mbps PHY Transceiver

Page 1. Outline. Basic Idea. Hamming Distance. Hamming Distance Visual: HD=2

Figure 8.1 CSMA/CD worst-case collision detection.

3.3V Dual-Speed Fast Ethernet PHY Transceiver

Computer Networks. Week 03 Founda(on Communica(on Concepts. College of Information Science and Engineering Ritsumeikan University

ICS Description. Features DATASHEET 10BASE-T/100BASE-TX INTEGRATED PHYCEIVER WITH RMII INTERFACE. Not recommended for new designs

Channel Coding/Decoding. Hamming Method

Physical-Layer Services and Systems

Error Control Coding. Aaron Gulliver Dept. of Electrical and Computer Engineering University of Victoria

5 GHz, U-NII Band, L-PPM. Physical Layer Specification

KSZ8001L/S. 1.8V, 3.3V 10/100BASE-T/TX/FX Physical Layer Transceiver Data Sheet Rev. 1.04

LAN8741A/LAN8741Ai Small Footprint MII/RMII 10/100 Energy Efficient Ethernet Transceiver with HP Auto-MDIX and flexpwr Technology

Lecture 17 Components Principles of Error Control Borivoje Nikolic March 16, 2004.

Analysis of Reed-Solomon Coding Combined with Cyclic Redundancy Check in DVB-H link layer

Local Asynchronous Communication. By S.Senthilmurugan Asst.Professor/ICE SRM University. Chennai.

Lecture 3: Modulation & Clock Recovery. CSE 123: Computer Networks Alex C. Snoeren

Basics of Error Correcting Codes

KSZ8021RNL / KSZ8031RNL

Relea Re s lea e 7 se

and coding (a.k.a. communication theory) Signals and functions Elementary operation of communication: send signal on

QUIZ : oversubscription

Revision of Lecture Eleven

PHY High Level Block Diagrams and First Pass Look at PHY Delays. Avi Kliger, Mark Laubach Broadcom

LAN8720A/LAN8720Ai. Small Footprint RMII 10/100 Ethernet Transceiver with HP Auto-MDIX Support PRODUCT FEATURES DATASHEET. Highlights.

Simulink Modelling of Reed-Solomon (Rs) Code for Error Detection and Correction

Performance of Combined Error Correction and Error Detection for very Short Block Length Codes

Block code Encoder. In some applications, message bits come in serially rather than in large blocks. WY Tam - EIE POLYU

Performance Optimization of Hybrid Combination of LDPC and RS Codes Using Image Transmission System Over Fading Channels

Lecture 6: Reliable Transmission"

G Annex H (10/2000)

KSZ9031MNX. Features. General Description. Gigabit Ethernet Transceiver with GMII / MII Support. Data Sheet Rev. 0.13

Bit Error Rate Performance Evaluation of Various Modulation Techniques with Forward Error Correction Coding of WiMAX

CSCI-1680 Physical Layer Rodrigo Fonseca

Error Correction with Hamming Codes

Proposed Preamble: Synchronization and Harness Defect Detection

KSZ8081RNA/KSZ8081RND

Mohammad Hossein Manshaei 1393

Error Detection and Correction

Project: IEEE P Working Group for Wireless Personal Area Networks N

Project: IEEE P Working Group for Wireless Personal Area Networks (WPANs)

KSZ8081RNA/KSZ8081RND

Baseline Proposal for 400G/80km. Ilya Lyubomirsky, Jamal Riani, Ben Smith, Sudeep Bhoja, Inphi Corp. Rich Baca, Microsoft Corp.

OSI Reference Model. Application Layer. Presentation Layer. Session Layer. Chapter 4: Application Protocols. Transport Layer.

FREDRIK TUFVESSON ELECTRICAL AND INFORMATION TECHNOLOGY

Serial multichannel audio digital interface for broadcasting studios

William Stallings Data and Computer Communications. Chapter 8 Multiplexing. Multiplexing

Digital Television Lecture 5

ECE 5325/6325: Wireless Communication Systems Lecture Notes, Spring 2013

Contents. IEEE family of standards Protocol layering TDD frame structure MAC PDU structure

UNIVERSITY OF MICHIGAN DEPARTMENT OF ELECTRICAL ENGINEERING : SYSTEMS EECS 555 DIGITAL COMMUNICATION THEORY

Vector-LDPC Codes for Mobile Broadband Communications

September, Submission. September, 1998

ANSI. Release

REV CHANGE DESCRIPTION NAME DATE. A Release B Added QuickCheck Pinout Table

LAN8740A/LAN8740Ai Small Footprint MII/RMII 10/100 Energy Efficient Ethernet Transceiver with HP Auto-MDIX and flexpwr Technology

Wireless Communications

Nonlinear Multi-Error Correction Codes for Reliable MLC NAND Flash Memories Zhen Wang, Mark Karpovsky, Fellow, IEEE, and Ajay Joshi, Member, IEEE

ECE 6640 Digital Communications

Common Public Radio Interface. CPRI overview Input requirements for CPRI

Department of Computer Science and Engineering. CSE 3213: Communication Networks (Fall 2015) Instructor: N. Vlajic Date: Dec 13, 2015

Hardware Implementation of BCH Error-Correcting Codes on a FPGA

High-performance Parallel Concatenated Polar-CRC Decoder Architecture

ECE 5325/6325: Wireless Communication Systems Lecture Notes, Spring 2013

IP1726 (1718) + IP108

Transmission Principles

Representation of Information. Transmission Principles. Agenda. Transmission of Information

PROPOSAL FOR PHY SIGNALING PRESENTED BY AVI KLIGER, BROADCOM

Transcription:

Encapsulation Baseline Proposal for EFM Copper Barry O Mahony IEEE 802.3ah Plenary Meeting Kauai, HI 12-14 14 November 2002

Current Status Why do we need this? Reason: polls at New Orleans meeting showed current HDLC baseline will generate lots of NO (TR) votes HDLC variable overhead the killer But, discussion served to elicit group s requirements for encapsulation This proposal satisfies these requirements

Requirements Low, data-independent overhead (~<3%) Handle ethernet-sized frames: ~1500 octets Compatible with DSL α/β-interface: see ITU-T T Liaison Minimal interframe gap: allow frames to be transmitted with a minimal gap between frames (IPG and preamble reconstructed at receiver) MTTFPA of ~10 9 to 10 10 years: given specified BER and error distribution at the DSL α/β-interface Quick recovery from errors: recovery from loss of sync lock should be quick, in order to minimize the number of lost frames

Proposal highlights Fixed-length codewords,, similar to 64b/66b Satisfies quick recovery from errors Superior to G.gfp in this regard Length = 65 bytes Compatible with DSL α/β-interface Additional CRC added for each frame Robustness compatible with error characteristics in DSL Small interframe gap 1 byte minimum

Codeword formats Overhead of 1.125% - half that of 64b/66b C i, i=0 to 64, code values in control codewords Type Frame Data Sync Byte Byte fields 1-641 all data DDDD--- ---DDDD 0F 16 D 0 D 1 D 2 D 3 D 4 D 5 D 61 D 62 D 63 end of frame k D s, k=0 to 63 F0 16 C k D 0 D 1 D 2 D 3 D k-1 Z Z all idle ZZZZ--- ---ZZZZ F0 16 F0 16 C 64 Z Z Z Z Z Z Z Z

Encoding Start of Frame How? A frame may arrive from MAC at MII while an End of Frame codeword is being transmitted. At 100 Mbps, MII rate much faster than line rate Need ability to insert SOF into codeword once its transmission has started. Otherwise, must wait for completion of codeword transmission, and beginning of new codeword May needlessly delay transmission of new frame; decreases encapsulation efficiency

Encoding Start of Frame (cont d) Here s how: Designate S byte value as Start of Frame Marker S just needs to be distinct from Z Remember, Z is not MAC data, it s just idle codeword-fill transmitted when no MAC data is available Type Frame Data Sync Byte Byte fields 1-641 all idle Start of Frame End of Frame Start of Frame 1 st 2 nd k D s, k=0 to 62 F0 F0 16 C 64 st frame: k D s, k=0 to 62 F0 nd frame: j D s, j=0 to 62-k 16 64 Z Z S D 0 D 1 D k-3 D k-2 D k-1 16 C k D 0 D k-1 Z S D 0 D j-1

Error Analysis (1) First, a word about 64b/66b: Optical channels modeled as Binary Symmetric Channels (BSCs) Bit errors independent N+1 errors occur alot less frequently than N errors 64b/66b designed to detect 3 or fewer errors, regardless of frame content However, DSL α/β-interface looks nothing like this Bit errors bursty,, e.g., R-S R S decode errors average a little more than 9 errored bytes (for t=8) Four-bit errors are just as likely to occur in a frame as 1-bit 1 errors error analysis done for 64b/66b on BSCs not applicable to EFM-Cu

Error Analysis (2) Robustness will depend on devising a scheme that detects most errors, rather than immunity to <x< errors Fortunately, EFM-Cu is not alone in this regard, EPON FEC robustness analysis is similar, So EFM-Cu group won t be the only one proposing this to dot-3.

Error Analysis (3) Some numbers (see Backup) Bit error ratio (at α/β-interface) P b = 1 10-7 Byte error ratio (at α/β-interface) P B 2 10-7 Byte error ratio (at R-S S decoder output) P B 1 10-7 R-S S decode error ratio (decoder error + decoder failure) P M 2.8 10-6 R-S S undetectable error ratio (decoder error) P E < 6.2 10-11

Error Analysis (4) Frame Error Ratio R-S codewords per Ethernet Frame = 1500/239 = 6.2 Frame Error Ratio P F = 1-(11 (1-P M ) 6.2 = 1.7 10-5 Undetected Errored Frames Ethernet FCS detects all but one in 2 32 frame errors P FPA = P F 2-32 = 4 10-15 10 Mbit/s = 833 frames/s MTTFPA = 9500 years Encapsulation must improve this by a factor of 10 6

Improving Robustness Append another CRC to the frame, before encapsulation i.e., the CRC is added per frame, not per codeword need to use a CRC that provides additional protection beyond that provided by Ethernet CRC Existing Ethernet CRC x 32 +x 26 +x 23 +x 22 +x 16 +x 12 +x 11 +x 10 +x 8 +x 7 +x 5 +x 4 +x 2 +x+1+1 Primitive (no factors) Same as 32-bit HDLC CRC d min =4 for Ethernet-sized frames (catches all errors of 3 bits or less)

Additional CRC HDLC 16-bit CRC: x 16 +x 12 +x 5 +1 = (x+1)(( +1)(x 15 +x 14 +x 13 +x 12 +x 4 +x 3 +x 2 +x+1) +1) 32-bit CRC32/4 (see ref. [9]): x 32 +x 28 +x 27 +x 26 +x 25 +x 23 +x 22 +x 20 +x 19 +x 18 +x 14 +x 13 +x 11 +x 10 31 +x 30 +x 29 +x 28 +x 26 +x 24 +x 23 +x 22 +x 18 +x 13 +x 10 (x+1)(x 31 +1) Both these detect all errors with odd number of bits Since they contain x+1 as a factor 10 +x 9 +x 8 +x 6 +1 = 10 +x 8 +x 5 +x 4 +x 3 +x 2 +x Neither of these have factors in common with Ethernet CRC CRC32/4 has best d min profile found by [9] for polynomial in the form (x+1) +1)p(x) CRC32/4 used in iscsi standard Propose that CRC32/4 be used as encapsulation CRC

Layering & Interfaces We re defining a new TPS-TC, TC, so we define a new γ-interface ITU-T T Q4/15 says Go ahead Since this is Ethernet-specific, why not make it MII? To MAC TX_ER TXD <3:0> TX_EN TX_CLK COL RXD <3:0> RX_ER RX_CLK CRS RX_DV new γ-interface (MII) 100 MHz Osc. Frame Buffer Rate Adaptation Framing Encapsulation Tx Rx Clk_t Clk_r Osync_r Osync_t α/β-interface DSL PMD

What about aggregation? Aggregation sublayer is below rate matching sublayer Aggregation would generate multiple α/β-interfaces, rather than multiple γ-interfaces May need to define a second S code for aggregation

Summary New framing and encapsulation method that meets all identified requirements is proposed This would be a new Ethernet-specific TPS-TC TC forwarded to ITU-T New γ-interface is simply MII as specified in current baseline

Backup

Error Computations P b specified at 10-7 Estimate post R-S R S decoder scrambler error multiplication at 2 ; 2 so BER at R-S R S output P b = 0.5 10-7 P P 8 1 2 2 1 128 255 b' P B, byte error ratio = = P P B = 10-7 8 B' 2 Pb ' (see ref. [1]) B' P B as a function of pre-r-s S byte error ratio (for (255,239) code): P j 255 255 j B' p j 1 j= 9 255 255 j ( p) p = 0.00445; see G.975 and ref. [1]

Error Computations (2) P M, probability of incorrectly decoded codeword: P M 255 = j= 9 255 j p j 255 j 6 ( 1 p) = 2.8 10 If decoder failure codewords (i.e., uncorrectable but detectable) are excluded: P E P M 255 8 ( 255 239) s 6 5 11 s= 0 255 255 s = 2.8 10 2.2 10 = 6.2 10 (see ref. [2]) (this would require change to α/β-interface, however)

References [1] Sklar; ; B, Digital Communications,, Prentice Hall 2001 [2] McEliese,, R.J., and Swanson, L; On the Decoder Error Probability for Reed-Solomon Codes,, NASA TDA Progress Report 42-84, 1985 [3] ITU-T T G.975 (10/2000), Forward Error Correction for Submarine Systems [4] ITU-T T G.gfp gfp, General Framing Procedures [5] ITU-T T contribution OJ-075, Framing and encapsulation considerations for EFM,, Intel Corp., October 2002 [6] ISO/IEC-3309, Information technology - Telecommunications and information exchange between systems - High-level data link control (HDLC) procedures - Frame structure [7] IETF Internet Draft draft-sheinwald sheinwald-iscsi-crc-02.txt, iscsi CRC Considerations (2002) [8] Communications Statement from ITU-T T Q4/15 to 802.3ah, October 2002 [9] Castagnoli,, et al; Optimization of Cycle Redundancy-Check Codes with 24 and 32 Parity Bits,, IEEE Transactions on Comm., June 1993