TPPM mA LOW-DROPOUT REGULATOR WITH AUXILIARY POWER MANAGEMENT AND POK

Similar documents
ua9637ac DUAL DIFFERENTIAL LINE RECEIVER

description/ordering information

AVAILABLE OPTIONS PACKAGE VIOmax SMALL OUTLINE. PLASTIC DIP at 25 C (D) (P) 0 C to 70 C 5 mv LM306D LM306P

SN75150 DUAL LINE DRIVER

1 to 4 Configurable Clock Buffer for 3D Displays

Data sheet acquired from Harris Semiconductor SCHS083B Revised March 2003

SN75124 TRIPLE LINE RECEIVER

SN75157 DUAL DIFFERENTIAL LINE RECEIVER

LF411 JFET-INPUT OPERATIONAL AMPLIFIER

SN74LV04A-Q1 HEX INVERTER

SN74CBT3861DWR 10-BIT FET BUS SWITCH. description. logic diagram (positive logic)

CD74HC4017-Q1 HIGH-SPEED CMOS LOGIC DECADE COUNTER/DIVIDER WITH 10 DECODED OUTPUTS

P-Channel NexFET Power MOSFET

description/ordering information

AVAILABLE OPTIONS PACKAGE SMALL OUTLINE (D) The D package is available taped and reeled. Add the suffix R to the device type (i.e., LT1030CDR).

74ACT11244 OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS

5-V Dual Differential PECL Buffer-to-TTL Translator

CD54HC4015, CD74HC4015

description logic diagram (positive logic) logic symbol

LP324, LP2902 ULTRA-LOW-POWER QUADRUPLE OPERATIONAL AMPLIFIERS

5-V PECL-to-TTL Translator

SN75471 THRU SN75473 DUAL PERIPHERAL DRIVERS

GENERAL-PURPOSE LOW-VOLTAGE COMPARATORS

Technical Documents. SLPS532A MARCH 2015 REVISED DECEMBER 2017 CSD18536KCS 60 V N-Channel NexFET Power MOSFET

TL4581 DUAL LOW-NOISE HIGH-DRIVE OPERATIONAL AMPLIFIER

Dual Voltage Detector with Adjustable Hysteresis

SN54ALS139, SN74ALS139 DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS

SN75158 DUAL DIFFERENTIAL LINE DRIVER

3.3 V Dual LVTTL to DIfferential LVPECL Translator

description/ordering information

RC4136, RM4136, RV4136 QUAD GENERAL-PURPOSE OPERATIONAL AMPLIFIERS

MC3486 QUADRUPLE DIFFERENTIAL LINE RECEIVER WITH 3-STATE OUTPUTS

PRECISION VOLTAGE REGULATORS

LM2900, LM3900 QUADRUPLE NORTON OPERATIONAL AMPLIFIERS

SN74LVC2G32-EP DUAL 2-INPUT POSITIVE-OR GATE

SN74LV374A-Q1 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

AM26C31-EP QUADRUPLE DIFFERENTIAL LINE DRIVER

CD74HC4538-Q1 HIGH-SPEED CMOS LOGIC DUAL RETRIGGERABLE PRECISION MONOSTABLE MULTIVIBRATOR

CD54/74AC283, CD54/74ACT283

CD74AC251, CD74ACT251

SN54ALS09, SN74ALS09 QUADRUPLE 2-INPUT POSITIVE-AND GATES WITH OPEN-COLLECTOR OUTPUTS

TL780 SERIES POSITIVE-VOLTAGE REGULATORS

ORDERING INFORMATION ORDERABLE PART NUMBER SN74CBTS3306PWR

2 C Accurate Digital Temperature Sensor with SPI Interface

description/ordering information

3.3 V ECL 1:2 Fanout Buffer

ORDERING INFORMATION T A PACKAGE ORDERABLE PART NUMBER. SOIC D Tape and reel SN74CBTD3306DR 40 C to85 C

TPA W MONO AUDIO POWER AMPLIFIER WITH HEADPHONE DRIVE

description/ordering information

CD54HCT258, CD74HCT258 QUADRUPLE 2-LINE TO 1-LINE SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS

AVAILABLE OPTIONS CERAMIC DIP (J) 6 mv ua747cd ua747cn. 5 mv ua747mj ua747mw ua747mfk

description block diagram

ORDERING INFORMATION. SOIC DW Tape and reel SN74CBT3384ADWR

SN54ALS38B, SN74ALS38B QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS WITH OPEN-COLLECTOR OUTPUTS

SN74AUC1G125 SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT

L293, L293D QUADRUPLE HALF-H DRIVERS

SN74LVC1G32-Q1 SINGLE 2-INPUT POSITIVE-OR GATE

SN5406, SN5416, SN7406, SN7416 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

description CLR SR SER A B C D SL SER GND V CC Q A Q B Q C Q D CLK S1 S0 SR SER CLR CLK SL SER GND

High-Side, Bidirectional CURRENT SHUNT MONITOR

CD54HC147, CD74HC147, CD74HCT147

SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT

Supports Partial-Power Down Mode 4.5-V to 5.5-V V Operation. (Output Ground Bounce) <0.8 V at V ESD Protection Exceeds JESD 22

CD54HC283, CD74HC283, CD54HCT283, CD74HCT283

description/ordering information

150-mA LOW-NOISE LDO WITH IN-RUSH CURRENT CONTROL FOR USB APPLICATION

ORDERING INFORMATION. TOP-SIDE MARKING PDIP N Tube SN74S1051N SN74S1051N

TPS76130, TPS76132, TPS76133, TPS76138, TPS76150 LOW-POWER 100-mA LOW-DROPOUT LINEAR REGULATORS

SN75207B DUAL SENSE AMPLIFIER FOR MOS MEMORIES OR DUAL HIGH-SENSITIVITY LINE RECEIVERS

+5V Precision VOLTAGE REFERENCE

74ACT11245 OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

3.3-V Differential PECL/LVDS to TTL Translator

TPS TPS3803G15 TPS3805H33 VOLTAGE DETECTOR APPLICATIONS FEATURES DESCRIPTION

A733C...D, N, OR NS PACKAGE (TOP VIEW) ORDERING INFORMATION

SN54ACT16244, 74ACT BIT BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS

ORDERING INFORMATION PACKAGE

SN5406, SN5416, SN7406, SN7416 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS SDLS031A DECEMBER 1983 REVISED DECEMBER 2001

Design PMP4489 Test Results

CD54HC7266, CD74HC7266

CD54HC251, CD74HC251, CD54HCT251, CD74HCT251

SN54AS885, SN74AS885 8-BIT MAGNITUDE COMPARATORS

SN54ACT16240, 74ACT BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SN75ALS085 LAN ACCESS UNIT INTERFACE DUAL DRIVER/RECEIVER

100 nf SMJ320C6201B RESET GND. Figure 1. Applications Using the TPS

Data sheet acquired from Harris Semiconductor SCHS038C Revised October 2003

PRECISION MICROPOWER SHUNT VOLTAGE REFERENCE

OUTPUT INPUT ADJUSTMENT INPUT INPUT ADJUSTMENT INPUT

CD54ACT112, CD74ACT112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

description/ordering information

30V, N-Channel NexFET Power MOSFETs

CD54HC4049, CD74HC4049, CD54HC4050, CD74HC4050

SINGLE SCHMITT-TRIGGER BUFFER

description/ordering information

SN55113, SN75113 DUAL DIFFERENTIAL LINE DRIVERS

SN74LVC2G04-EP DUAL INVERTER GATE

Off-line Power Supply Controller

description/ordering information

LM317M 3-TERMINAL ADJUSTABLE REGULATOR

SN74F657 OCTAL TRANSCEIVER WITH PARITY GENERATOR/CHECKER AND 3-STATE OUTPUTS SDFS027A D3217, JANUARY 1989 REVISED OCTOBER 1993

description logic diagram (positive logic) logic symbol

Transcription:

Automatic Input Voltage Source Selection Glitch-Free Regulated Output 5-V Input Voltage Source Detector With Hysteresis 400-mA Load Current Capability With 5-V or 3.3-V Input Source Power OK Feature Based on Voltage Supervisor of 3.3VOUT Low r DS(on) Auxiliary Switch Thermally Enhanced PowerPAD Packaging Concept for Efficient Heat Management TPPM0302 5VAUX 5VCC 3.3VOUT 3.3VAUX NC No connect DGN PACKAGE (TOP VIEW) 1 2 3 4 8 7 6 5 NC GND NC POK description The TPPM0302 is a low-dropout regulator with auxiliary power management that provides a constant 3.3-V supply at the output capable of driving a 400-mA load. The TPPM0302 provides a regulated power output for systems that have multiple input sources and require a constant voltage source with a low-dropout voltage. This is a single output, multiple input, intelligent power source selection device with a low-dropout regulator for either 5VCC or 5VAUX inputs, and a low-resistance bypass switch for the 3.3VAUX input. Transitions may occur from one input supply to another without generating a glitch, outside of the specification range, on the 3.3-V output. The device has an incorporated reverse blocking scheme to prevent excess leakage from the input terminals in the event that the output voltage is greater than the input voltage. The output voltage is continually monitored for constant output, and any deviation from the internal set limit ( 2.8 V) is reported by a low signal on the POK output. The input voltage is prioritized in the following order: 5VCC, 5VAUX, and 3.3VAUX. Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PowerPAD is a trademark of Texas Instruments. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright 2000, Texas Instruments Incorporated POST OFFICE BOX 655303 DALLAS, TEXAS 75265 1

TPPM0302 functional block diagram Linear Regulator With LDO 5VCC 5-V Detection 3.3VOUT Current Sensor Over Temperature Gate Drive and Control 5VAUX 5VAUX Detection Linear Regulator With LDO GND Current Sensor Gate Drive and Control 3.3VAUX 3VAUX Detection Low ON Resistance Switch Current Sensor 5-V Detection and Control Gate Drive 3.3VOUT Voltage Supervisor Reset POK Terminal Functions TERMINAL NAME NO. I/O DESCRIPTION 3.3VAUX 4 I 3.3-V auxiliary input 3.3VOUT 3 O 3.3-V output with a typical capacitance load of 4.7 µf 5VAUX 1 I 5-V auxiliary input 5VCC 2 I 5-V main input GND 7 I Ground NC 6, 8 I No internal connection POK 5 O Power OK 2 POST OFFICE BOX 655303 DALLAS, TEXAS 75265

INPUT VOLTAGE STATUS (V) TPPM0302 Table 1. Input Selection INPUT SELECTED OUTPUT (V) OUTPUT (I) 5VCC 5VAUX 3.3VAUX 5VCC/5VAUX/3.3VAUX 3.3VOUT IL (ma) 0 0 0 None 0 0 0 0 3.3 3.3VAUX 3.3 375 0 5 0 5VAUX 3.3 400 0 5 3.3 5VAUX 3.3 400 5 0 0 5VCC 3.3 400 5 0 3.3 5VCC 3.3 400 5 5 0 5VCC 3.3 400 5 5 3.3 5VCC 3.3 400 absolute maximum ratings over operating free-air temperature (unless otherwise noted) Supply voltage, 5-V main input, V (5VCC) (see Notes 1 and 2)..................................... 7 V Auxiliary voltage, 5-V input, V (5VAUX) (see Notes 1 and 2)....................................... 7 V Auxiliary voltage, 3.3-V input, V (3.3VAUX) (see Notes 1 and 2).................................... 5 V 3.3-V output current limit, I (LIMIT)........................................................... 1.5 A Continuous power dissipation, P D (see Note 3).............................................. 1.36 W Electrostatic discharge susceptibility, human body model, V (HBMESD)............................ 2 kv Operating ambient temperature range, T A.............................................. 0 C to 70 C Storage temperature range, T stg................................................... 55 C to 150 C Operating junction temperature range, T J............................................ 5 C to 120 C Lead temperature (soldering, 10 second), T (LEAD)........................................... 260 C Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTES: 1. All voltage values are with respect to GND. 2. Absolute negative voltage on these terminal should not be below 0.5 V. 3. Refer to the Thermal Information Section. recommended operating conditions MIN TYP MAX UNIT 5-V main input, V(5VCC) 4.5 5.5 V 5-V auxiliary input, V(5VAUX) 4.5 5.5 V 3.3-V auxiliary input, V(3.3VAUX) 3 3.6 V Load capacitance, CL 4.23 4.7 5.17 µf Load current, IL 0 400 ma Ambient temperature, TA 0 70 C POST OFFICE BOX 655303 DALLAS, TEXAS 75265 3

TPPM0302 electrical characteristics over recommended operating free-air temperature range, T A = 0 C to 70 C, C L = 4.7 µf (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT V(5VCC)/ V(5VAUX) 5-V inputs 4.5 5 5.5 V I(Q) Quiescent supply current From 5VCC or 5VAUX terminals, IL = 0 ma to 400 ma 2.5 5 ma From 3.3VAUX terminal, IL = 0 A 250 500 µa IL Output load current 0.4 A I(LIMIT) Output current limit 3.3VOUT = 0 V 1 1.5 A T(TSD) Thermal shutdown 150 180 3VOUT Thys 3.3VOUT output shorted to 0 V C Thermal hysteresis 15 V(3.3VOUT) 3.3-V output IL = 400 ma 3.135 3.3 3.465 V CL Load capacitance Minimal ESR to insure stability of regulated output 4.7 µf Ilkg(REV) Reverse leakage output current Design targets only. Not tested in production. 5-V detect Tested for input that is grounded. 3.3VAUX, 5VAUX, or 5VCC = GND, 3.3VOUT = 3.3 V 50 µa PARAMETER TEST CONDITIONS MIN TYP MAX UNIT V(TO_LO) Threshold voltage, low 5VAUX or 5VCC 3.85 4.05 4.25 V V(TO_HI) Threshold voltage, high 5VAUX or 5VCC 4.1 4.3 4.5 V auxiliary switch PARAMETER TEST CONDITIONS MIN TYP MAX UNIT R(SWITCH) Auxiliary switch resistance 5VAUX = 5VCC = 0 V, 3.3VAUX = 3.3 V, IL = 150 ma 0.4 Ω VO( VI) Line regulation voltage 5VAUX or 5VCC = 4.5 V to 5.5 V 2 mv VO( IO) Load regulation voltage 20 ma < IL < 400 ma 40 mv VI VO Dropout voltage IL < 400 ma 1 V Power OK (POK) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT V(TO_POK) POK threshold voltage 2.67 2.8 2.93 VOL Output low voltage 3.3VOUT = 0 3.3 V and starts POK delay timer 0.4 IOH Output high current 200 µa VOH Output high voltage 5K pullup to 3.3VOUT 3.3 V V timing characteristics, T A = 0 C to 70 C, C L = 4.7 µf (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT td Power OK delay 5VCC or 5VAUX or 3.3VAUX > VTO and POK 5 10 ms Design targets only. Not tested in production. thermal characteristics PARAMETER MIN TYP MAX UNIT RθJC Thermal impedance, junction-to-case 4.7 C/W RθJA Thermal impedance, junction-to-ambient 59 C/W Based on Texas Instrument recommended board for PowerPAD package. 4 POST OFFICE BOX 655303 DALLAS, TEXAS 75265

TPPM0302 PARAMETER MEASUREMENT INFORMATION VTO = 2.67 V to 2.93 V 3.3VOUT 85% td POK Figure 1. Power OK Timing Diagram TYPICAL CHARACTERISTICS 5VCC 3.3VOUT 3.3VAUX 3.3VOUT (400mA load) (375mA load) Figure 2. 5VCC Cold Start Figure 3. 3.3VAUX Cold Start POST OFFICE BOX 655303 DALLAS, TEXAS 75265 5

TPPM0302 TYPICAL CHARACTERISTICS 5VCC (offset = 4.5V) 3.3VAUX (offset = 3.3V) 5VAUX (offset = 4.8V) 5VCC (offset = 4.5V) 3.3VOUT (offset = 3.3V) 3.3VOUT (offset = 3.3V) (400mA load) (400mA load) Figure 4. 5VCC Power Up (5VAUX = 5 V) Figure 5. 5VCC Power Up (3.3VAUX = 3.3 V) 3.3VAUX (offset = 3.3V) 5VCC (offset = 4.3V) 5VAUX (offset = 4.5V) 3.3VOUT (offset = 3.3V) (400mA load) (400mA load) Figure 6. 5VAUX Power Up (3.3VAUX = 3.3 V) Figure 7. 5VCC Power Down (3.3VAUX = 3.3 V) 6 POST OFFICE BOX 655303 DALLAS, TEXAS 75265

TPPM0302 TYPICAL CHARACTERISTICS Sample Trig? (400mA load) 3.3VOUT (offset = 3.3V) 5VAUX (offset = 5 V) 3.3VOUT (offset = 3.3V) 400mA to 20mA step load 5VCC (offset = 4.5V) Figure 8. 5VCC Power Down (5VAUX = 5 V) Figure 9. 5VCC Load Transient Responses Falling Sample Trig? POK 3.3VOUT (offset = 3.3V) 3.3VOUT 20mA to 400mA step load (100mA load) Figure 10. 5VCC Load Transient Response Rising Figure 11. 5VCC Cold Start, POK Released POST OFFICE BOX 655303 DALLAS, TEXAS 75265 7

TPPM0302 THERMAL INFORMATION To ensure reliable operation of the device, the junction temperature of the output device must be within the safe operating area (SOA). This is achieved by having a means to dissipate the heat generated from the junction of the output structure. There are two components that contribute to thermal resistance. They consist of two paths in series. The first is the junction to case thermal resistance, R θjc ; the second is the case to ambient thermal resistance, R θca. The overall junction to ambient thermal resistance, R θja, is determined by: R θja = R θjc + R θca The ability to efficiently dissipate the heat from the junction is a function of the package style and board layout incorporated in the application. The operating junction temperature is determined by the operating ambient temperature, T A, and the junction power dissipation, P J. The junction temperature, T J, is equal to the following thermal equation: T J = T A + P J (R θjc ) + P J (R θca ) T J = T A + P J (R θja ) This particular application uses the 8-pin DGN PowerPAD package with a standard lead frame with dedicated ground terminal. Using a multilayer printed-circuit board (PCB), the power pad is mounted as recommended in the TI packaging application. The power pad is electrically connected to the ground plane of the circuit board through the dedicated ground pin and the die mount power pad. This will provide a means for heat spreading through the copper plane associated within the PCB (GND Layer). This concept could provide a thermal resistance from junction to ambient, R θja, of 59 C/W if implemented correctly. Hence, maximum power dissipation allowable for an operating ambient temperature of 70 C, and a maximum junction temperature of 150 C is determined as: P J = (T J T A ) / R θja P J = (150 70) /59 = 1.36 W Using a multilayer board and utilizing the ground plane for heat spreading. Power Dissipation Derate Curve Using High-K PCB 2.6 Power W 1.36 25 70 150 Ambient Temperature C NOTE: This curve is to be used for guideline purposes only. For a particular application, a more specific thermal characterization is required. Figure 12. Power Dissipation Derating Curve 8 POST OFFICE BOX 655303 DALLAS, TEXAS 75265

TPPM0302 APPLICATION INFORMATION packaging To maximize the efficiency of this package for application on a single layer or multilayer PCB, certain guidelines must be followed. The following information is to be used as a guideline only. For further information, refer to the PowerPAD concept implementation document. multilayer PCB Guidelines for mounting the PowerPAD IC on a multilayer PCB with a ground plane. Solid Pad (Land Pattern) Package Thermal Pad Thermal Vias Package Outline Via = 0,33 mm Diameter, Minimum Pitch Between Vias is 1,52 mm Figure 13. Package and Land Configuration for a Multilayer PCB 0,18 mm (Square) Package Solder Pad Component Traces 2 Plane 1,5038 1,5748 mm Component Trace (2 oz. Cu) 4 Plane 1,5748 mm Thermal Via 1,0142 1,0502 mm Ground Plane (1 oz. Cu) Thermal Isolation Power Plane Only 0,5246 0,5606 mm Power Plane (1 oz. Cu) Package Solder Pad (Bottom Trace) 0 0,071 mm Board Base and Bottom Pad Figure 14. Multilayer Board (Side View) POST OFFICE BOX 655303 DALLAS, TEXAS 75265 9

TPPM0302 APPLICATION INFORMATION In a multilayer board application, the thermal vias are the primary method of heat transfer from the package thermal pad to the internal ground plane. The efficiency of this method depends on several factors (die area, number of thermal vias, thickness of copper) Consult the PowerPAD Thermally Enhanced Package Technical Brief. single-layer PCB Use as Much Copper Area as Possible for Heat Spread Package Thermal Pad Package Outline Figure 15. Land Configuration for Single-layer PCB Layout recommendations for a single-layer PCB utilize as much copper area as possible for power management. In a single layer board application, the thermal pad is attached to a heat spreader (copper area) by using low thermal impedance attachment method (solder paste or thermal conductive epoxy). In both of the methods mentioned above, it is advisable to use as many copper traces as possible to dissipate the heat. IMPORTANT If the attachment method is NOT implemented correctly, the functionality of the product is not efficient. Power dissipation capability will be adversely affected if the device is incorrectly mounted onto the circuit board. 4.7 µf 0.1 µf 1 5VAUX NC 8 4.7 µf 4.7 µf 0.1 µf 4.7 µf 0.1 µf 2 3 4 5VCC GND TPPM0302 3.3VOUT NC 3.3VAUX POK 7 6 5 5 kω 3.3VOUT Figure 16. Typical Application Schematic 10 POST OFFICE BOX 655303 DALLAS, TEXAS 75265

PACKAGE OPTION ADDENDUM www.ti.com 17-Mar-2017 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Drawing TPPM0302DGN ACTIVE MSOP- PowerPAD Pins Package Qty Eco Plan (2) DGN 8 80 Green (RoHS & no Sb/Br) Lead/Ball Finish MSL Peak Temp Op Temp ( C) (6) (3) CU NIPDAU Level-1-260C-UNLIM 0 to 70 APF Device Marking (4/5) Samples (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material) (3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device. (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device. (6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. Addendum-Page 1

PACKAGE OPTION ADDENDUM www.ti.com 17-Mar-2017 Addendum-Page 2

IMPORTANT NOTICE Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. TI s published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services. Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Buyers and others who are developing systems that incorporate TI products (collectively, Designers ) understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications. TI s provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, TI Resources ) are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer s company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice. TI s provision of TI Resources does not expand or otherwise alter TI s applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource. Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. TI RESOURCES ARE PROVIDED AS IS AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements. Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S. TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection. Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer s noncompliance with the terms and provisions of this Notice. Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright 2017, Texas Instruments Incorporated

Mouser Electronics Authorized Distributor Click to View Pricing, Inventory, Delivery & Lifecycle Information: Texas Instruments: TPPM0302DGN TPPM0302DGNR TPPM0302DGNRG4