Glass: Enabling Next-Generation, Higher Performance Solutions. Peter L. Bocko, Ph.D CTO Glass Technologies 5 September 2012

Similar documents
LSI ON GLASS SUBSTRATES

Signal Integrity Modeling and Measurement of TSV in 3D IC

Through Glass Via (TGV) Technology for RF Applications

450mm and Moore s Law Advanced Packaging Challenges and the Impact of 3D

Substrate-Integrated Waveguides in Glass Interposers with Through-Package-Vias

Plan Optik AG. Plan Optik AG PRODUCT CATALOGUE

Intel Demonstrates High-k + Metal Gate Transistor Breakthrough on 45 nm Microprocessors

A Miniaturized Multi-Channel TR Module Design Based on Silicon Substrate

Electrical Characteristics Analysis and Comparison between Through Silicon Via(TSV) and Through Glass Via(TGV)

3D IC-Package-Board Co-analysis using 3D EM Simulation for Mobile Applications

Modeling, Design, and Demonstration of 2.5D Glass Interposers for 16-Channel 28 Gbps Signaling Applications

Signal Integrity Design of TSV-Based 3D IC

Fabricating 2.5D, 3D, 5.5D Devices

Gain Slope issues in Microwave modules?

Flexible glass substrates for roll-to-roll manufacturing

Silicon Interposers enable high performance capacitors

PERSPECTIVES FOR DISRUPTIVE 200MM/8-INCH GAN POWER DEVICE AND GAN-IC TECHNOLOGY DR. DENIS MARCON SR. BUSINESS DEVELOPMENT MANAGER

3D TSV Micro Cu Column Chip-to-Substrate/Chip Assmbly/Packaging Technology

Glass Packaging for RF MEMS

DuPont Reflections on Photovoltaics

EMERGING SUBSTRATE TECHNOLOGIES FOR PACKAGING

MemsTech MSM3C-S4045 Integrated Silicon Microphone with Supplementary TEM Analysis

Advanced Packaging Solutions

Electrical Comparison between TSV in Silicon and TPV in Glass for Interposer and Package Applications

The 3D Silicon Leader

No soft touch only automated systems can boost productivity and quality when lapping/polishing fragile GaAs wafers

450mm patterning out of darkness Backend Process Exposure Tool SOKUDO Lithography Breakfast Forum July 10, 2013 Doug Shelton Canon USA Inc.

Chapter 2. Literature Review

Lecture: Integration of silicon photonics with electronics. Prepared by Jean-Marc FEDELI CEA-LETI

Toshiba HEK3 0.3 Mp VGA CMOS Image Sensor 0.13 µm Toshiba Process

Application of EOlite Flexible Pulse Technology. Matt Rekow Yun Zhou Nicolas Falletto

Integrated Photonics using the POET Optical InterposerTM Platform

Inductors In Silicon Based on SU-8 Enhanced Silicon Molding Technique for Portable Electronics

ELECTRICAL MODELING, DESIGN, AND HIGH-FREQUENCY CHARACTERISATION OF FINE-PITCH THROUGH-PACKAGE-VIAS IN ULTRA-THIN 3D GLASS INTERPOSER PACKAGES

High Frequency Single & Multi-chip Modules based on LCP Substrates

Fan-Out Solutions: Today, Tomorrow the Future Ron Huemoeller

Silicon Photonics Technology Platform To Advance The Development Of Optical Interconnects

Addressing the Design Challenges of RF/ Millimeter Wave Semiconductor Packaging

Display Materials and Components Report - Glass Slimming 2013

/14/$ IEEE 470

California Eastern Laboratories

Electronic Material Systems

Electromagnetic Bandgap Design for Power Distribution Network Noise Isolation in the Glass Interposer

High-Frequency Characterization of Through Package Vias Formed by Focused Electrical-Discharge in Thin Glass Interposers

Manufacture and Performance of a Z-interconnect HDI Circuit Card Abstract Introduction

Put your best ideas forward.

Fraunhofer IZM - ASSID

POSSUM TM Die Design as a Low Cost 3D Packaging Alternative

Design and Simulation of Compact, High Capacitance Ratio RF MEMS Switches using High-K Dielectric Material

Foundry WLSI Technology for Power Management System Integration

Pierre Brondeau Vice President, Business Group Executive Electronic Materials Regional Director - Europe Lehman Brothers Conference Call November

FORESIGHT AUTONOMOUS HOLDINGS NASDAQ/TASE: FRSX. Investor Conference. December 2018

21 st Annual Needham Growth Conference

CMP for More Than Moore

Ultra-thin, highly flexible RF cables and interconnections

Basic Functional Analysis. Sample Report Richmond Road, Suite 500, Ottawa, ON K2H 5B7 Canada Tel:

Advances in CO 2 -Laser Drilling of Glass Substrates

MEMS in ECE at CMU. Gary K. Fedder

Thermal Management in the 3D-SiP World of the Future

Crystals Oscillators Filters Precision Timing Magnetics Engineered Solutions

Optical Characterization and Defect Inspection for 3D Stacked IC Technology

OB-FPC: FLEXIBLE PRINTED CIRCUITS FOR THE ALICE TRACKER

New Wave SiP solution for Power

Through-Glass Vias with Laser Precision LPKF Vitrion 5000

shaping global nanofuture ULTRA-PRECISE PRINTING OF NANOMATERIALS

AGC Glass Technology Solution to Highly Functional Display Needs

Application Note 5012

End-of-line Standard Substrates For the Characterization of organic

Design and Modeling of Through-Silicon Vias for 3D Integration

Flexible Glass Applications & Process Scaling

CMOS Digital Integrated Circuits Lec 2 Fabrication of MOSFETs

SiP packaging technology of intelligent sensor module. Tony li

Flip-Chip for MM-Wave and Broadband Packaging

Micromachining of Glass by Laser Induced Deep Etching (LIDE) LPKF Vitrion 5000

Corning s R&D / Innovation Approach

Nikon Medium Term Management Plan

Semiconductor Back-Grinding

CMP for Advanced Packaging

IMPACT OF 450MM ON CMP

Silicon Photonics Transceivers for Hyper Scale Datacenters: Deployment and Roadmap

Ultra-Thin, Highly Flexible Cables and Interconnections for Low and High Frequencies

IEEE JOURNAL OF SELECTED TOPICS IN QUANTUM ELECTRONICS 2010 Silicon Photonic Circuits: On-CMOS Integration, Fiber Optical Coupling, and Packaging

Radio Frequency Electronics

InvenSense IDG-300 Dual-Axis Angular Rate Gyroscope Sensor

Surface Mount Package SOT-363/SC70. Pin Connections and Package Marking. AHx

First Demonstration of Panel Glass Fan-out (GFO) Packages for High I/O Density and High Frequency Multi-Chip Integration

200mm and 300mm Test Patterned Wafers for Bonding Process Applications SKW ASSOCIATES, INC.

How material engineering contributes to delivering innovation in the hyper connected world

True Three-Dimensional Interconnections

3. Details on microwave PCB-materials like {ε r } etc. can be found in the Internet with Google for example: microwave laminates comparison.

Flexible Hybrid Electronics Fabricated with High-Performance COTS ICs using RTI CircuitFilm TM Technology

Chapter 7 Introduction to 3D Integration Technology using TSV

Application Note 5011

Signal and Power Integrity Analysis in 2.5D Integrated Circuits (ICs) with Glass, Silicon and Organic Interposer

3D ICs: Recent Advances in the Industry

Lithography. Development of High-Quality Attenuated Phase-Shift Masks

Okamoto Machine Tool Works, LTD. June 22, th SEMATECH Symposium Japan 1

Innovations Push Package-on-Package Into New Markets. Flynn Carson. STATS ChipPAC Inc Kato Rd Fremont, CA 94538

DUV. Matthew McLaren Vice President Program Management, DUV. 24 November 2014

The Future of Packaging ~ Advanced System Integration

Transcription:

Glass: Enabling Next-Generation, Higher Performance Solutions Peter L. Bocko, Ph.D CTO Glass Technologies 5 September 2012

Forward Looking And Cautionary Statements Certain statements in this presentation constitute forward looking statements within the meaning of the U.S. Private Securities Litigation Reform Act of 1995. Such forward looking statements are based on current expectations and involve certain risks and uncertainties. Actual results might differ from those projected in the forward looking statements. Additional information concerning factors that could cause actual results to materially differ from those in the forward looking statements is contained in the Securities and Exchange Commission filings of the Company and at the end of this presentation. 2

Outline Glass has a history of outstanding cost and capability in high performance applications in display Next-generation packaging needs new material solutions Glass as a contributor to 3D-IC technology can enable higher performance in mobile devices. Glass can enhance next-generation devices in fundamental ways: Process Efficiency Capability for interposers (through-glass-vias) Ultra-slim glass is an emerging capability with potential for 3D-IC. 3

Glass Can Be A Transformational Material in Semiconductor Packaging Specialty glass delivers enabling attributes for semiconductor applications Thin Superior Optical Qualities Uniform & Isotropic Green Superior Mechanical Attributes Precision Surface 4

Fusion-Formed Glass Provides Solution to Both Quality Needed & Process Expected Optical Melting + Precision Fusion Technology Innovative Glass Composition Superior Glass Substrate Products Scalable No thinning No polishing As-formed surface (no CMP) Customizable physical, thermal & electrical properties Intrinsic strength Scalable System Solution 5

Thinner Glass Has Been Increasingly Employed In Evolving Applications of Display Substrates & Cover Glass Gen Size Glass Thickness (mm) Thin 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.3m 1 0.5m 1.0m 2 3 4 5 1.5m 6 2.0m 7 2.5m 8 3m 10 Flexible display & electronics e-paper, continuous roll-to-roll component manufacture Mobile LCD panels & touch sensor plates Mobile LCD panels, cover glass, touch sensor plates for notebooks, net-books & mobile internet devices Slates, notebooks, monitors & TVs, small & medium size touch sensors & cover glass Commercial availability Scheduled Development Proposed TV & desktop monitors. Large size cover glass & touch sensor plates 6

Highly Engineered Glass Can Be Both Durable and Clear Superior Mechanical Attributes 7

Glass Can Contribute to 3D-IC Technology Enabling Higher Performance Devices Glass as a Carrier Glass an Interposer or PCB IC Glass Interposer IC Glass PCB Glass can be extraordinarily uniform and isotropic Fusion glass can be extraordinarily flat Composition can be tailored for the specific material properties Can be manufactured to final thickness without polishing Flexible in size and format Robust display glass ecosystem can be adapted to semiconductor packaging 8

Glass Enables Cost-Effective Solutions For High Volume Manufacturing Ideal Properties Options for High Volume Manufacturing Ultra-High Resistivity, Low Dielectric Constant, Ultra-Low Electrical Loss Tailorable CTE for SMT-to-Board Thin, Ultra-Thin, Ultra-Flat Emerging Approaches To Vias Large Area (Wafer Panel Roll) Tailorable Thermal Dissipation With Cu TPV Source: GaTech 9

Possible Path for Higher Production of Interposers Large Area (Wafer Panel Roll) Roll-to Roll Panel Wafer 10

Continued Progress to Ultra-Flat Thin, Ultra-Thin, Ultra-Flat Champion Wafer Specs (a) Average TTV = 0.8 µm (b) Average Flatness = 17 µm 11

Thermal Reliability Ultra-High Resistivity, Low Dielectric Constant, Ultra-Low Electrical Loss Glass flexibility with respect to CTE allows for better management of stack warp. Si Interposer Glass Interposer 3 ppm/ C ~3 ppm/ C 3ppm/ C ~8-10 ppm/ C 15 ppm/ C 15 ppm/ C Silicon 2.5D Interposer Glass 2.5D Interposer 12

Higher Bandwidth Ultra-High Resistivity, Low Dielectric Constant, Ultra-Low Electrical Loss Signal Path Delays in 3D-IC Total Signal Path Delay (ps) Best Case Worse Case 10-30µm 0.1-1µm oxide liner Traditional Silicon Interposer 5-10µm 3D ICs with TSV 0.1-1µm oxide liner 10-30µm NO liner needed GT 3D Glass Interposer Source: GaTech PRC 13

Glass Electrical Properties Significantly Reduce Signal Loss Signal Loss Measured at Georgia Tech Ultra-High Resistivity, Low Dielectric Constant, Ultra-Low Electrical Loss 6.2mm CPW in Glass Interposer 1.0mm CPW in Wafer Si Interposer Insertion Loss/mm at 10 GHz: Glass interposer: 0.06 db Wafer-Si interposer: 1.16 db CPW = Coplanar Waveguide 10x lower signal loss in glass for a 6x longer interconnect than silicon (~60x lower leakage improves power efficiency) Source: GaTech PRC 14

Glass Interposer Reduces Power Consumption of High Bandwidth Interconnects Interposer Technology Ultra-High Resistivity, Low Dielectric Constant, Ultra-Low Electrical Loss Glass 128 Larger Driver Size = Higher Power Consumption Wafer Si 268 64 Transistors per I/O Driver Glass 180 Wafer Si Cannot Transmit Data Signal Delay (ps) 32 Transistors per I/O Driver Glass interposer enables high bandwidth with smaller I/O drivers leading to low power consumption at system level Higher parasitics of Wafer Si signal lines necessitates larger I/O drivers requiring higher power Significant reduction in signal delay in glass also enables higher data rates Source: GaTech PRC 15

Demonstration Vias in High Quality Glass Substrates Emerging Approaches to Vias Ultra-slim glass has significant opportunities to simplify TGV manufacturing processes. Capabilities up to 300mm wafers and panels up to 0.5M 11,716 holes 2,500 holes 30 µm Diameter Blind Holes X-SEM Cu Filling Performance With TGV Substrate Based On Corning Fusion Glass Fully Patterned Wafers With 100,000s of holes Blind Via Diameter ~ 27 µm 16

Flexible Glass Applications Roadmap Lab-scale Device Demos Initial Commercial Products Next-Generation Technologies HP Oxide TFTs OLED or LCD Color Filter Flexible display E-Paper WMU / CAMM Organic PV ITRI-DTC Ch-LC display ProCap Touch Sensor OLED lighting Organic PV University of Stuttgart TFT-LCD Flexible CIGS PV panels Roll-to-roll displays Glass with Vias 2010 2011 2012 2013 2014 2015 17

The Final Word For more than 160 years, our scientists and engineers have taken advantage of the technical and aesthetic properties of glass to drive new innovations We re amazed by its strength, stability, versatility, and complex engineering No other material provides such a perfect marriage of form and function. Wendell P. Weeks, Chairman & CEO, Corning Incorporated 18

Forward Looking And Cautionary Statements This presentation contains forward looking statements that involve a variety of business risks and other uncertainties that could cause actual results to differ materially. These risks and uncertainties include the possibility of changes or fluctuations in global economic conditions; currency exchange rates; product demand and industry capacity; competitive products and pricing; availability and costs of critical components and materials; new product development and commercialization; order activity and demand from major customers; capital spending by larger customers in the telecommunications industry and other business segments; the mix of sales between premium and non-premium products; possible disruption in commercial activities due to terrorist activity and armed conflict; ability to obtain financing and capital on commercially reasonable terms; acquisition and divestiture activities; the level of excess or obsolete inventory; the ability to enforce patents; product and components performance issues; and litigation. These and other risk factors are identified in Corning s filings with the Securities and Exchange Commission. Forward looking statements speak only as of the day that they are made, and Corning undertakes no obligation to update them in light of new information or future events. 19

20