description/ordering information

Similar documents
description/ordering information

POSITIVE-VOLTAGE REGULATORS

description/ordering information

TL780 SERIES POSITIVE-VOLTAGE REGULATORS

Data sheet acquired from Harris Semiconductor SCHS083B Revised March 2003

GENERAL-PURPOSE LOW-VOLTAGE COMPARATORS

OUTPUT INPUT ADJUSTMENT INPUT INPUT ADJUSTMENT INPUT

ua9637ac DUAL DIFFERENTIAL LINE RECEIVER

SN75150 DUAL LINE DRIVER

LF411 JFET-INPUT OPERATIONAL AMPLIFIER

POSITIVE-VOLTAGE REGULATORS

Data sheet acquired from Harris Semiconductor SCHS038C Revised October 2003


1 to 4 Configurable Clock Buffer for 3D Displays

LOW-DROPOUT VOLTAGE REGULATORS

ORDERING INFORMATION T A PACKAGE ORDERABLE PART NUMBER. SOIC D Tape and reel SN74CBTD3306DR 40 C to85 C

74ACT11244 OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS

SN74LV04A-Q1 HEX INVERTER

AVAILABLE OPTIONS PACKAGE VIOmax SMALL OUTLINE. PLASTIC DIP at 25 C (D) (P) 0 C to 70 C 5 mv LM306D LM306P

µa78m00 SERIES POSITIVE-VOLTAGE REGULATORS

LM317M 3-TERMINAL ADJUSTABLE REGULATOR

description block diagram

TL4581 DUAL LOW-NOISE HIGH-DRIVE OPERATIONAL AMPLIFIER

SN75157 DUAL DIFFERENTIAL LINE RECEIVER

SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT

LP324, LP2902 ULTRA-LOW-POWER QUADRUPLE OPERATIONAL AMPLIFIERS

PRECISION VOLTAGE REGULATORS

SN74LVC1G32-Q1 SINGLE 2-INPUT POSITIVE-OR GATE

CD74HC4017-Q1 HIGH-SPEED CMOS LOGIC DECADE COUNTER/DIVIDER WITH 10 DECODED OUTPUTS

ORDERING INFORMATION ORDERABLE PART NUMBER SN74CBTS3306PWR

SN75124 TRIPLE LINE RECEIVER

AVAILABLE OPTIONS PACKAGE SMALL OUTLINE (D) The D package is available taped and reeled. Add the suffix R to the device type (i.e., LT1030CDR).

SN75471 THRU SN75473 DUAL PERIPHERAL DRIVERS

PRECISION MICROPOWER SHUNT VOLTAGE REFERENCE

LM317 3-TERMINAL ADJUSTABLE REGULATOR

SN74CBT3861DWR 10-BIT FET BUS SWITCH. description. logic diagram (positive logic)

ORDERING INFORMATION. SOIC DW Tape and reel SN74CBT3384ADWR

±24-mA Output Drive at 3.3 V Operates from 1.65 V to 3.6 V Latch-Up Performance Exceeds 250 ma Per Max t pd of 3.4 ns at 3.

ORDERING INFORMATION. QFN RGY Tape and reel SN74CBT3257RGYR CU257. SOIC D Tape and reel SN74CBT3257DR

SN54ALS09, SN74ALS09 QUADRUPLE 2-INPUT POSITIVE-AND GATES WITH OPEN-COLLECTOR OUTPUTS

description logic diagram (positive logic) logic symbol

LM2900, LM3900 QUADRUPLE NORTON OPERATIONAL AMPLIFIERS

A733C...D, N, OR NS PACKAGE (TOP VIEW) ORDERING INFORMATION

P-Channel NexFET Power MOSFET

Technical Documents. SLPS532A MARCH 2015 REVISED DECEMBER 2017 CSD18536KCS 60 V N-Channel NexFET Power MOSFET

TPPM mA LOW-DROPOUT REGULATOR WITH AUXILIARY POWER MANAGEMENT AND POK

5-V Dual Differential PECL Buffer-to-TTL Translator

Supports Partial-Power Down Mode 4.5-V to 5.5-V V Operation. (Output Ground Bounce) <0.8 V at V ESD Protection Exceeds JESD 22

SN74LVC2G32-EP DUAL 2-INPUT POSITIVE-OR GATE

TPS76130, TPS76132, TPS76133, TPS76138, TPS76150 LOW-POWER 100-mA LOW-DROPOUT LINEAR REGULATORS

description/ordering information

SN74LV374A-Q1 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SN54ALS139, SN74ALS139 DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS

Dual Voltage Detector with Adjustable Hysteresis

ORDERING INFORMATION. QFN RGY Tape and reel SN74CBT3253RGYR CU253. SOIC D Tape and reel SN74CBT3253DR

5-V PECL-to-TTL Translator

SINGLE 2-INPUT POSITIVE-AND GATE

74ACT11245 OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

description/ordering information

SN54ALS38B, SN74ALS38B QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS WITH OPEN-COLLECTOR OUTPUTS

SN75158 DUAL DIFFERENTIAL LINE DRIVER

CD54HC4015, CD74HC4015

3.3 V Dual LVTTL to DIfferential LVPECL Translator

AM26C31-EP QUADRUPLE DIFFERENTIAL LINE DRIVER

description/ordering information

MC3486 QUADRUPLE DIFFERENTIAL LINE RECEIVER WITH 3-STATE OUTPUTS

RC4136, RM4136, RV4136 QUAD GENERAL-PURPOSE OPERATIONAL AMPLIFIERS

ORDERING INFORMATION. TOP-SIDE MARKING PDIP N Tube SN74S1051N SN74S1051N

AVAILABLE OPTIONS CERAMIC DIP (J) 6 mv ua747cd ua747cn. 5 mv ua747mj ua747mw ua747mfk

LM317 3-TERMINAL ADJUSTABLE REGULATOR

TPA W MONO AUDIO POWER AMPLIFIER WITH HEADPHONE DRIVE

CD54HC7266, CD74HC7266

description/ordering information

description/ordering information

SN74LVC1G08-EP SINGLE 2-INPUT POSITIVE-AND GATE

This device contains a single 2-input NOR gate that performs the Boolean function Y = A B or Y = A + B in positive logic. ORDERING INFORMATION

SN74LVC138A-Q1 3-LINE TO 8-LINE DECODER/DEMULTIPLEXER SCAS708B SEPTEMBER 2003 REVISED FEBRUARY 2008

1OE 1Y1 1A1 1A2 1Y2 1Y3 1A3 1A4 1Y4 2OE 2Y1 2A1 2Y2 2A2 2A3 2Y3 2Y4 2A4 POST OFFICE BOX DALLAS, TEXAS 75265

SN54HCT540, SN74HCT540 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

SN54AC04, SN74AC04 HEX INVERTERS

2.5-V INTEGRATED REFERENCE CIRCUIT

SN5406, SN5416, SN7406, SN7416 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

High-Side, Bidirectional CURRENT SHUNT MONITOR

SN74LVC1G00-EP SINGLE 2-INPUT POSITIVE-NAND GATE

CD74HC4538-Q1 HIGH-SPEED CMOS LOGIC DUAL RETRIGGERABLE PRECISION MONOSTABLE MULTIVIBRATOR

CD54/74AC283, CD54/74ACT283

SN74LVC1G14-EP SINGLE SCHMITT-TRIGGER INVERTER SCES674 MARCH 2007

SN54AC574, SN74AC574 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

Supports Partial-Power-Down Mode 4.5-V to 5.5-V V Operation. (Output Ground Bounce) <0.8 V at V ESD Protection Exceeds JESD 22

SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT

DUAL BUFFER/DRIVER WITH OPEN-DRAIN OUTPUTS

CY74FCT257T QUAD 2-INPUT MULTIPLEXER WITH 3-STATE OUTPUTS

ORDERING INFORMATION PACKAGE

SN74AUC1G14-EP SINGLE SCHMITT-TRIGGER INVERTER

description/ordering information

description/ordering information

Undershoot Protection for OFF Isolation on A Control Inputs Can Be Driven by TTL or. ) Characteristics Latch-Up Performance Exceeds 100 ma Per (r on

CD74AC251, CD74ACT251

CD54HC283, CD74HC283, CD54HCT283, CD74HCT283

ORDERING INFORMATION. 0 C to 70 C Reel of 2000 TRSF3232ECDWR SSOP DB Reel of 2000 TRSF3232ECDBR RT32EC

Transcription:

µ SLVS060K JUNE 1976 REVISED APRIL 2005 3-Terminal Regulators Output Current Up To 500 ma No External Components High Power-Dissipation Capability Internal Short-Circuit Current Limiting Output Transistor Safe-Area Compensation µa79m05... KC (TO-220) PACKAGE (TOP VIEW) µa79m05, µa79m08... KTP PACKAGE (TOP VIEW) INPUT OUTPUT INPUT COMMON µa79m05... KCS (TO-220) PACKAGE (TOP VIEW) INPUT OUTPUT INPUT COMMON description/ordering information INPUT OUTPUT INPUT COMMON This series of fixed-negative-voltage integrated-circuit voltage regulators is designed to complement the µa78m00 series in a wide range of applications. These applications include on-card regulation for elimination of noise and distribution problems associated with single-point regulation. Each of these regulators delivers up to 500 ma of output current. The internal current-limiting and thermal-shutdown features of these regulators essentially make them immune to overload. In addition to use as fixed-voltage regulators, these devices can be used with external components to obtain adjustable output voltages and currents, and also as the power-pass element in precision regulators. TJ 0 C to 125 C VO(NOM) (V) ORDERING INFORMATION PACKAGE ORDERABLE PART NUMBER TOP-SIDE MARKING PowerFLEX (KTP) Reel of 3000 µa79m05cktpr µa79m05c 5 TO-220 (KC) Tube of 50 µa79m05ckc TO-220, short shoulder (KCS) Tube of 20 µa79m05ckcs µa79m05c 8 PowerFLEX (KTP) Reel of 3000 µa79m08cktpr µa79m08c Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package. Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PowerFLEX is a trademark of Texas Instruments. Copyright 2005, Texas Instruments Incorporated POST OFFICE BOX 655303 DALLAS, TEXAS 75265 1

µ SLVS060K JUNE 1976 REVISED APRIL 2005 schematic COMMON 4.5 kω to 6.3 kω 1.7 kω to 18 kω OUTPUT 0.1 Ω 0.2 Ω INPUT Resistor values shown are nominal. absolute maximum ratings over virtual junction temperature range (unless otherwise noted) Input voltage, V I........................................................................... 35 V Operating virtual junction temperature, T J................................................... 150 C Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds............................... 260 C Storage temperature range, T stg.................................................... 65 C to 150 C Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. package thermal data (see Note 1) PACKAGE BOARD θjc θja θjp PowerFLEX (KTP) High K, JESD 51-5 19 C/W 28 C/W 1.4 C/W TO-220 (KC/KCS) High K, JESD 51-5 17 C/W 19 C/W 3 C/W NOTE 1: Maximum power dissipation is a function of TJ(max), θja, and TA. The maximum allowable power dissipation at any allowable ambient temperature is PD = (TJ(max) TA)/θJA. Operating at the absolute maximum TJ of 150 C can affect reliability. For packages with exposed thermal pads, such as QFN, PowerPAD, or PowerFLEX, θjp is defined as the thermal resistance between the die junction and the bottom of the exposed pad. 2 POST OFFICE BOX 655303 DALLAS, TEXAS 75265

µ SLVS060K JUNE 1976 REVISED APRIL 2005 recommended operating conditions MIN MAX UNIT VI Input voltage µa79m05c 7 25 µa79m08c 10.5 25 V IO Output current 500 ma TJ Operating virtual junction temperature 0 125 C electrical characteristics at specified virtual junction temperature, V I = 10 V, I O = 350 ma, T J = 25 C (unless otherwise noted) PARAMETER TEST CONDITIONS Output voltage VI = 7 V to 25 V, IO = 5 ma to 350 ma Input voltage regulation Ripple rejection Output voltage regulation Temperature coefficient of output voltage µa79m05c MIN TYP MAX 4.8 5 5.2 TJ = 0 C to 125 C 4.75 5.25 VI = 7 V to 25 V 7 50 VI = 8 V to 18 V 3 30 VI = 8 V to 18 V, IO = 100 ma, TJ = 0 C to 125 C 50 f = 120 Hz IO = 300 ma 54 60 IO = 5 ma to 500 ma 75 100 IO = 5 ma to 350 ma 50 UNIT IO = 5 ma, TJ = 0 C to 125 C 0.4 mv/ C Output noise voltage f = 10 Hz to 100 khz 125 µv Dropout voltage 1.1 V Bias current 1 2 ma Bias current change VI = 8 V to 18 V, TJ = 0 C to 125 C 0.4 IO = 5 ma to 350 ma, TJ = 0 C to 125 C 0.4 Short-circuit output current VI = 30 V 140 ma Peak output current 0.65 A Pulse-testing techniques maintain TJ as close to TA as possible. Thermal effects must be taken into account separately. All characteristics are measured with a 2-µF capacitor across the input and a 1-µF capacitor across the output. V mv db mv ma POST OFFICE BOX 655303 DALLAS, TEXAS 75265 3

µ SLVS060K JUNE 1976 REVISED APRIL 2005 electrical characteristics at specified virtual junction temperature, V I = 19 V, I O = 350 ma, T J = 25 C (unless otherwise noted) PARAMETER TEST CONDITIONS Output voltage VI = 10.5 V to 25 V, IO = 5 ma to 350 ma Input voltage regulation Ripple rejection Output voltage regulation Temperature coefficient of output voltage µa79m08c MIN TYP MAX 7.7 8 8.3 TJ = 0 C to 125 C 7.6 8.4 VI = 10.5 V to 25 V 8 80 VI = 11 V to 21 V 4 50 VI = 11.5 V to 21.5 V, IO = 100 ma, TJ = 0 C to 125 C 50 f = 120 Hz IO = 300 ma 54 59 IO = 5 ma to 500 ma 90 160 IO = 5 ma to 350 ma 60 UNIT IO = 5 ma, TJ = 0 C to 125 C 0.6 mv/ C Output noise voltage f = 10 Hz to 100 khz 200 µv Dropout voltage IO = 5 ma 1.1 V Bias current 1 2 ma Bias current change VI = 10.5 V to 25 V, TJ = 0 C to 125 C 0.4 IO = 5 ma to 350 ma, TJ = 0 C to 125 C 0.4 Short-circuit output current VI = 30 V 140 ma Peak output current 0.65 A Pulse-testing techniques maintain TJ as close to TA as possible. Thermal effects must be taken into account separately. All characteristics are measured with a 2-µF capacitor across the input and a 1-µF capacitor across the output. V mv db mv ma 4 POST OFFICE BOX 655303 DALLAS, TEXAS 75265

PACKAGE OPTION ADDENDUM www.ti.com 17-Mar-2017 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Drawing Pins Package Qty Eco Plan UA79M05CKCS ACTIVE TO-220 KCS 3 50 Pb-Free (RoHS) UA79M05CKCSE3 ACTIVE TO-220 KCS 3 50 Pb-Free (RoHS) UA79M05CKVURG3 ACTIVE TO-252 KVU 3 2500 Green (RoHS & no Sb/Br) UA79M08CKVURG3 ACTIVE TO-252 KVU 3 2500 Green (RoHS & no Sb/Br) (2) Lead/Ball Finish (6) MSL Peak Temp (3) Op Temp ( C) Device Marking (4/5) CU SN N / A for Pkg Type 0 to 125 UA79M05C CU SN N / A for Pkg Type 0 to 125 UA79M05C CU SN Level-3-260C-168 HR 0 to 125 79M05C CU SN Level-3-260C-168 HR 0 to 125 79M08C Samples (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material) (3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device. (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device. (6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width. Addendum-Page 1

PACKAGE OPTION ADDENDUM www.ti.com 17-Mar-2017 Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. Addendum-Page 2

PACKAGE MATERIALS INFORMATION www.ti.com 29-May-2013 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Reel Diameter (mm) Reel Width W1 (mm) A0 (mm) B0 (mm) K0 (mm) P1 (mm) W (mm) Pin1 Quadrant UA79M05CKVURG3 TO-252 KVU 3 2500 330.0 16.4 6.9 10.5 2.7 8.0 16.0 Q2 UA79M08CKVURG3 TO-252 KVU 3 2500 330.0 16.4 6.9 10.5 2.7 8.0 16.0 Q2 Pack Materials-Page 1

PACKAGE MATERIALS INFORMATION www.ti.com 29-May-2013 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) UA79M05CKVURG3 TO-252 KVU 3 2500 340.0 340.0 38.0 UA79M08CKVURG3 TO-252 KVU 3 2500 340.0 340.0 38.0 Pack Materials-Page 2

MECHANICAL DATA MPSF001F JANUARY 1996 REVISED JANUARY 2002 KTP (R-PSFM-G2) PowerFLEX PLASTIC FLANGE-MOUNT PACKAGE 0.243 (6,17) 0.233 (5,91) 0.228 (5,79) 0.218 (5,54) 0.080 (2,03) 0.070 (1,78) 0.050 (1,27) 0.040 (1,02) 0.130 (3,30) NOM 0.010 (0,25) NOM 0.381 (9,68) 0.371 (9,42) 0.215 (5,46) NOM 0.247 (6,27) 0.237 (6,02) 0.287 (7,29) 0.277 (7,03) Thermal Tab (See Note C) 0.100 (2,54) 0.090 (2,29) 0.032 (0,81) MAX Seating Plane 0.090 (2,29) 0.180 (4,57) 0.031 (0,79) 0.025 (0,63) 0.010 (0,25) M 0.005 (0,13) 0.001 (0,02) 0.004 (0,10) 0.010 (0,25) NOM Gage Plane 0.047 (1,19) 0.037 (0,94) 0.010 (0,25) 2 6 4073388/M 01/02 NOTES: A. All linear dimensions are in inches (millimeters). B. This drawing is subject to change without notice. C. The center lead is in electrical contact with the thermal tab. D. Dimensions do not include mold protrusions, not to exceed 0.006 (0,15). E. Falls within JEDEC TO-252 variation AC. PowerFLEX is a trademark of Texas Instruments. POST OFFICE BOX 655303 DALLAS, TEXAS 75265 1

SCALE 0.850 KCS0003B PACKAGE OUTLINE TO-220-19.65 mm max height TO-220 10.36 9.96 2.9 2.6 4.7 4.4 1.32 1.22 8.55 8.15 6.5 6.1 (6.3) ( 3.84) 12.5 12.1 9.25 9.05 19.65 MAX 3X 3.9 MAX 13.12 12.70 1 3 3X 0.90 0.77 3X 1.36 1.23 2X 2.54 0.47 0.34 2.79 2.59 5.08 4222214/A 10/2015 NOTES: 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. Reference JEDEC registration TO-220. www.ti.com

KCS0003B EXAMPLE BOARD LAYOUT TO-220-19.65 mm max height TO-220 0.07 MAX ALL AROUND 3X ( 1.2) 2X ( 1.7) METAL 2X SOLDER MASK OPENING (1.7) R ( 0.05) 1 2 3 (2.54) 0.07 MAX ALL AROUND SOLDER MASK OPENING (5.08) LAND PATTERN EXAMPLE NON-SOLDER MASK DEFINED SCALE:15X 4222214/A 10/2015 www.ti.com

SCALE 1.500 PACKAGE OUTLINE KVU0003A TO-252-2.52 mm max height TO-252 10.41 9.40 B 6.22 5.97 1.27 0.89 A 1 4.58 2.29 2 5.460 4.953 6.70 6.35 3X 0.890 0.635 0.25 C A B 3 1.02 0.61 OPTIONAL NOTE 3 0.61 0.46 2.52 MAX C SEE DETAIL A 5.21 MIN 0.61 0.46 3 2 4 4.32 MIN 1 EXPOSED THERMAL PAD NOTE 3 0.51 GAGE PLANE 0-8 1.78 1.40 0.13 0.00 A 7.000 DETAIL A TYPICAL 4218915/A 02/2017 NOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. Shape may vary per different assembly sites. 4. Reference JEDEC registration TO-252. www.ti.com

KVU0003A EXAMPLE BOARD LAYOUT TO-252-2.52 mm max height TO-252 2X (1) 1 2X (2.75) (6.15) (4.58) 4 SYMM (5.55) 3 (R0.05) TYP (4.2) (2.5) PKG LAND PATTERN EXAMPLE EXPOSED METAL SHOWN SCALE:6X 0.07 MAX ALL AROUND EXPOSED METAL EXPOSED METAL 0.07 MIN ALL AROUND SOLDER MASK OPENING NON SOLDER MASK DEFINED METAL METAL UNDER SOLDER MASK SOLDER MASK DETAILS NOT TO SCALE SOLDER MASK DEFINED SOLDER MASK OPENING NOTES: (continued) 4218915/A 02/2017 5. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002(www.ti.com/lit/slm002) and SLMA004 (www.ti.com/lit/slma004). 6. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented. www.ti.com

KVU0003A EXAMPLE STENCIL DESIGN TO-252-2.52 mm max height TO-252 (1.18) TYP 2X (1) 1 2X (2.75) (0.14) (1.33) TYP (R0.05) (4.58) 4 SYMM 3 (4.2) 20X (0.98) 20X (1.13) PKG SOLDER PASTE EXAMPLE BASED ON 0.125 mm THICK STENCIL EXPOSED PAD 65% PRINTED SOLDER COVERAGE BY AREA SCALE:8X 4218915/A 02/2017 NOTES: (continued) 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations. 8. Board assembly site may have different recommendations for stencil design. www.ti.com

IMPORTANT NOTICE Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. TI s published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services. Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Buyers and others who are developing systems that incorporate TI products (collectively, Designers ) understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications. TI s provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, TI Resources ) are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer s company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice. TI s provision of TI Resources does not expand or otherwise alter TI s applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource. Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. TI RESOURCES ARE PROVIDED AS IS AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements. Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S. TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection. Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer s noncompliance with the terms and provisions of this Notice. Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright 2017, Texas Instruments Incorporated

Mouser Electronics Authorized Distributor Click to View Pricing, Inventory, Delivery & Lifecycle Information: Texas Instruments: UA79M05CKTPR UA79M05CKCS UA79M05CKC UA79M05CKCE3 UA79M05CKTPRG3 UA79M05CKVURG3 UA79M05CKCSE3