Design of an FPGA based TV-tuner test bench using MFIR structures

Similar documents
Rejection of PSK Interference in DS-SS/PSK System Using Adaptive Transversal Filter with Conditional Response Recalculation

A High-Sensitivity Oversampling Digital Signal Detection Technique for CMOS Image Sensors Using Non-destructive Intermediate High-Speed Readout Mode

EE 508 Lecture 6. Degrees of Freedom The Approximation Problem

A study of turbo codes for multilevel modulations in Gaussian and mobile channels

High Speed, Low Power And Area Efficient Carry-Select Adder

Revision of Lecture Twenty-One

Digital Transmission

antenna antenna (4.139)

Passive Filters. References: Barbow (pp ), Hayes & Horowitz (pp 32-60), Rizzoni (Chap. 6)

@IJMTER-2015, All rights Reserved 383

Uncertainty in measurements of power and energy on power networks

Parameter Free Iterative Decoding Metrics for Non-Coherent Orthogonal Modulation

High Speed ADC Sampling Transients

Efficient Large Integers Arithmetic by Adopting Squaring and Complement Recoding Techniques

Hardware Design of Filter Bank-Based Narrowband/Wideband Interference Canceler for Overlaid TDMA/CDMA Systems

Phasor Representation of Sinusoidal Signals

To: Professor Avitabile Date: February 4, 2003 From: Mechanical Student Subject: Experiment #1 Numerical Methods Using Excel

The Performance Improvement of BASK System for Giga-Bit MODEM Using the Fuzzy System

Calculation of the received voltage due to the radiation from multiple co-frequency sources

IIR Filters Using Stochastic Arithmetic

NATIONAL RADIO ASTRONOMY OBSERVATORY Green Bank, West Virginia SPECTRAL PROCESSOR MEMO NO. 25. MEMORANDUM February 13, 1985

Approximating User Distributions in WCDMA Networks Using 2-D Gaussian

TECHNICAL NOTE TERMINATION FOR POINT- TO-POINT SYSTEMS TN TERMINATON FOR POINT-TO-POINT SYSTEMS. Zo = L C. ω - angular frequency = 2πf

AC-DC CONVERTER FIRING ERROR DETECTION

Chaotic Filter Bank for Computer Cryptography

MASTER TIMING AND TOF MODULE-

Effect of Time-Interleaved Analog-to-Digital Converter Mismatches on OFDM Performance

Harmonic Balance of Nonlinear RF Circuits

AN ALL DIGITAL QAM MODULATOR WITH RADIO FREQUENCY OUTPUT

PERFORMANCE EVALUATION OF BOOTH AND WALLACE MULTIPLIER USING FIR FILTER. Chirala Engineering College, Chirala.

Keywords LTE, Uplink, Power Control, Fractional Power Control.

Low Switching Frequency Active Harmonic Elimination in Multilevel Converters with Unequal DC Voltages

AN ADVANCED ALGORITHM FOR IMPROVING DVB-T COVERAGE IN SFN. V. Mignone, A. Morello, M. Visintin. RAI Research Centre, Italy ABSTRACT

Throughput Maximization by Adaptive Threshold Adjustment for AMC Systems

Chapter 2 Two-Degree-of-Freedom PID Controllers Structures

Design and Implementation of DDFS Based on Quasi-linear Interpolation Algorithm

Section 5. Signal Conditioning and Data Analysis

Design of Practical FIR Filter Using Modified Radix-4 Booth Algorithm

DESIGN OF OPTIMIZED FIXED-POINT WCDMA RECEIVER

Six-Port Receiver for mm-wave Concept, Evaluation and Implementation

Shunt Active Filters (SAF)

Multiple Error Correction Using Reduced Precision Redundancy Technique

IEE Electronics Letters, vol 34, no 17, August 1998, pp ESTIMATING STARTING POINT OF CONDUCTION OF CMOS GATES

Beam quality measurements with Shack-Hartmann wavefront sensor and M2-sensor: comparison of two methods

Design of IIR digital filter using Simulated Annealing

Figure.1. Basic model of an impedance source converter JCHPS Special Issue 12: August Page 13

Research on Peak-detection Algorithm for High-precision Demodulation System of Fiber Bragg Grating

ANNUAL OF NAVIGATION 11/2006

ITU-T O.172. Amendment 1 (06/2008)

Prevention of Sequential Message Loss in CAN Systems

DESIGN OF OPTIMIZED FIXED-POINT WCDMA RECEIVER

Comparative Analysis of Reuse 1 and 3 in Cellular Network Based On SIR Distribution and Rate

FFT Spectrum Analyzer

A Comparison of Two Equivalent Real Formulations for Complex-Valued Linear Systems Part 2: Results

Dynamic Optimization. Assignment 1. Sasanka Nagavalli January 29, 2013 Robotics Institute Carnegie Mellon University

New SRRC receiver filter design with reduced number of filter taps for wireless communication systems

In-system Jitter Measurement Based on Blind Oversampling Data Recovery

RC Filters TEP Related Topics Principle Equipment

RESOURCE CONTROL FOR HYBRID CODE AND TIME DIVISION SCHEDULING

Signal reconstruction in ANS-DM decoder

1 GSW Multipath Channel Models

Dynamic Power Consumption in Virtex -II FPGA Family

Performance Analysis of Power Line Communication Using DS-CDMA Technique with Adaptive Laguerre Filters

Switched-Capacitor Filter Optimization with Respect to Switch On-State Resistance and Features of Real Operational Amplifiers

DVB-T/H Digital Television Transmission and its Simulation over Ricean and Rayleigh Fading Channels

Th P5 13 Elastic Envelope Inversion SUMMARY. J.R. Luo* (Xi'an Jiaotong University), R.S. Wu (UC Santa Cruz) & J.H. Gao (Xi'an Jiaotong University)

Multicarrier Modulation

Performance Analysis of Multi User MIMO System with Block-Diagonalization Precoding Scheme

Chapter 13. Filters Introduction Ideal Filter

Block-wise Extraction of Rent s Exponents for an Extensible Processor

29. Network Functions for Circuits Containing Op Amps

Resource Control for Elastic Traffic in CDMA Networks

Space Time Equalization-space time codes System Model for STCM

EVALUATION OF SINE WAVE TESTS OF ADC'S FROM WINDOWED DATA

Implementation of Fan6982 Single Phase Apfc with Analog Controller

Multipath Propagation. Outline. What is OFDM? (OFDM) for Broadband Communications and. Orthogonal Frequency Division Multiplexing

FPGA Implementation of Ultrasonic S-Scan Coordinate Conversion Based on Radix-4 CORDIC Algorithm

A High Noise Immunity, Channel Finger Touch Sensing IC Using OFDM and Frequency Translation Technique

Coexistence Evaluation of LTE with Active Antenna System

Walsh Function Based Synthesis Method of PWM Pattern for Full-Bridge Inverter

CMOS Implementation of Lossy Integrator using Current Mirrors Rishu Jain 1, Manveen Singh Chadha 2 1, 2

A Fuzzy-based Routing Strategy for Multihop Cognitive Radio Networks

THE GENERATION OF 400 MW RF PULSES AT X-BAND USING RESONANT DELAY LINES *

THE USE OF CONVOLUTIONAL CODE FOR NARROWBAND INTERFERENCE SUPPRESSION IN OFDM-DVBT SYSTEM

Microelectronic Circuits

Adaptive Modulation for Multiple Antenna Channels

On Timing Offset and Frequency Offset Estimation in LTE Uplink *

The Application of Interpolation Algorithms in OFDM Channel Estimation

INSTANTANEOUS TORQUE CONTROL OF MICROSTEPPING BIPOLAR PWM DRIVE OF TWO-PHASE STEPPING MOTOR

Characterization and Analysis of Multi-Hop Wireless MIMO Network Throughput

GLONASS Double Difference Ambiguity Resolution in Real-Time

LP-BLIT: BANDLIMITED IMPULSE TRAIN SYNTHESIS OF LOWPASS-FILTERED WAVEFORMS

AN IMPROVED BIT LOADING TECHNIQUE FOR ENHANCED ENERGY EFFICIENCY IN NEXT GENERATION VOICE/VIDEO APPLICATIONS

Inverse Halftoning Method Using Pattern Substitution Based Data Hiding Scheme

Analysis of Time Delays in Synchronous and. Asynchronous Control Loops. Bj rn Wittenmark, Ben Bastian, and Johan Nilsson

IMPACT OF LIMITED FEEDBACK ON MIMO- OFDM SYSTEMS USING JOINT BEAMFORMING

DWA TECHNIQUE TO IMPROVE DAC OF SIGMA-DELTA FRACTIONAL-N FREQUENCY SYNTHESIZER FOR WIMAX

THE ARCHITECTURE OF THE BROADBAND AMPLIFIERS WITHOUT CLASSICAL STAGES WITH A COMMON BASE AND A COMMON EMITTER

Evaluate the Effective of Annular Aperture on the OTF for Fractal Optical Modulator

Hierarchical Generalized Cantor Set Modulation

Transcription:

ANNUAL JOURNAL OF ELECTRONICS, 3, ISSN 34-78 Desgn of an FPGA based TV-tuner test bench usng MFIR structures Jean-Jacques Vandenbussche, Peter Lee and Joan Peuteman Abstract - The paper shows how Multplcatve Fnte Impulse Response (MFIR) flter structures can be used to mplement dgtal lnear phase low pass flters wth a very narrow transton band and a hgh stop band attenuaton n state of the art low-end FPGA technology. A dgtal Intermedate Frequency (IF) flter for a TV-tuner test bench s used as a reference desgn. The desgn procedure and the hardware requrements are presented. The paper concludes that the MFIR flter structures allow the desgn of demandng flters, whle tradtonal lnear phase FIR flters wth equvalent characterstcs would requre sgnfcantly more hardware resources. Keywords MFIR, FPGA, TV-tuner, IF flter I. INTRODUCTION In analog TV transmssons the sgnals at the front-end of a TV recever typcally consst of a desred sgnal accompaned by strong neghbor channels and nterferng sgnals [] []. The receved sgnal s down converted to a standardzed Intermedate Frequency (IF), but before demodulaton can take place, the neghbor channels must be strongly attenuated to exclude any nterference. In analog TV sets, hgh performance surface acoustc wave IF flters developed by specalzed supplers were used to acheve ths hgh attenuaton. Although hgh frequency Analog to Dgtal Convertors (ADC) exst, present state of the art dgtal TV-recevers stll down convert the receved sgnal n the analog doman. The resultng IF frequency s then sampled and ready for further dgtal sgnal processng [] [3]. Before dgtal demodulaton can take place, possble nterference from neghborng channels must be avoded usng hgh qualty band pass flterng. Ths band pass flterng s realzed n the dgtal doman, mplyng TV desgners can desgn the IF flter wthout the need for specalzed flter technology. Moreover, the frequency where demodulaton can take place s now programmable. Unfortunately, n cable TV recepton, the neghbor channel of a desred dgtal TV channel can be an analog TV channel wth an ampltude whch s 4 db hgher than the desred sgnal [4]. Ths puts a very strngent requrement on the dgtal IF flter. In addton, dgtal modulaton schemes (QAM, QPSK etc) carry the nformaton n the phase of the carrer, requrng lnear phase flters to avod nter symbol nterference (ISI). J-J. Vandenbussche s wth the Faculty of Industral Engneerng Scences, KULeuven, KULAB Brugge, Belgum, e- mal: jeanjacques.vandenbussche@kuleuven.be P. Lee s wth the School of Engneerng and Dgtal Arts, Unversty of Kent, Canterbury, Kent CT 7NT, UK, e-mal: P.Lee@kent.ac.uk J. Peuteman s wth the Faculty of Industral Engneerng Scences, KULeuven, KULAB Brugge, Belgum, e-mal: joan.peuteman@kuleuven.be In state of the art TV recevers, a low IF of 4 MHz s chosen resultng n an IF flter wth a low pass characterstc and a requred attenuaton of at least 75 db mmedately outsde the pass band [4]. In a TV desgn lab a hgh performance reference IF low pass flter s used n a test jg to allow benchmarkng of tuner samples from dfferent supplers. The mnmum requrements for ths IF flter are: lnear phase low pass flter 8 db stop band attenuaton Samplng frequency f s = 5 MHz transton band between.8 f s / and.3 f s / A flter wth these specfcatons has been realzed n an FPGA usng the Multplcatve Fnte Impulse Response (MFIR) approxmaton [5] [6] and s presented n ths paper. Secton II ntroduces the prncple of the MFIR flter structure. Secton III presents the actual mplementaton and hardware requrements of the flter. The paper ends wth some conclusons. II. THE MFIR FILTER STRUCTURE MFIR flters are based on the basc expresson [7] = = x = + x for x <. () The nfnte sum n () can be approxmated by a fnte sum [5] P P = = x = + x for x <. () For the case where H(z) s the transfer functon of a stable real pole ( λ < ) IIR flter, the applcaton of () yelds H ( z) = = ( λ z ) λ z = (3) P P P H ( z) ( λ z ) ( λz = + ) = M ( z) = M ( z). = = = Where M(z) ndcates the entre MFIR flter structure and M (z) s called a stage of the MFIR structure. It s clear that for a good approxmaton of the pole flter, a suffcently large number of stages must be chosen. Analyss has shown [6] that even for poles extremely close to the unt crcle ( λ =.99 for example) ten stages are suffcent to approxmate the magntude response of the approxmated pole flter wth a maxmum devaton of just. db. The frst major advantage of the MFIR structure s the ablty to replace a possble unstable IIR flter by a cascade of always stable FIR flter structures. An IIR flter wth a transfer functon H(z) havng a conjugate pole par λ and λ * where λ = re +jθ, λ * = re -jθ and r <, can be approxmated wth a cascade MFIR structure gven by [5]

ANNUAL JOURNAL OF ELECTRONICS, 3 H z = * ( λz )( λ z ) P * ( λz ) ( λ z ) P + + = = + P ( rz ) ( θ ) ( rz ) M ( z) M ( z) P + cos + = =. = = It s clear that (4) only apples when λz - and λ * z - are <. A further advantage of the MFIR approxmaton s the ablty to approxmate the magntude behavor of a pole flter (wth a pole nsde the unt crcle) whle obtanng a lnear phase. For such an mplementaton, the followng desgn procedure was proposed n [5]. If the desred magntude response s gven by H(z) :. Desgn an ellptc IIR flter havng stable pole (pars) and realzng H(z) /.. Approxmate all poles of ths IIR flter usng (3) and/ or (4). 3. Cascade to every zero of the obtaned MFIR structure(s) the recprocal zero wth respect to the unt crcle. Note that ths procedure must be followed for every pole(par). 4. The resultng structure must be cascaded wth the zeros of the ellptc IIR flter (that realzes H(z) / ) each doubled. Consequently, the lnear phase approxmaton of an IIR flter H(z) wth a real stable pole at λ, can be desgned by determnng the real (stable) pole λ realzng H (z) = H(z) /. The resultng lnear phase flter H ( z ) can then be approxmated by P M ( z) + ( λ ' z ) + = λ ' z P + M ( z) + ( λ ') + z + z. = ( λ ') For a H(z) realzng an IIR flter wth a complex conjugate pole par λ = re ±jθ, the (stable) poles λ = r e ±jθ of H (z) wth H (z) = H(z) / can be determned. The MFIR approxmaton yeldng the lnear phase flter M ( z) s then gven by M z P = ( r z ) ( θ ) ( r z ) + ' cos ' ' + +. + + z cos( θ ') + z r ' r ' + ( (( r ') + ( r ') ) cos( θ ')) z.. M ( z) + (( r ) + ( θ ) + ( r ) ) z 3. + ( (( r ') + ( r ') ) cos( θ ')) z + 4. z When (5) and (6) are compared wth (3) and (4) respectvely, t s clear that the lnear phase approxmatons do not requre more multplers than ther non-lnear phase (4) (5) P. ' 4cos ' '. (6) = counterparts. However, the lnear phase approxmatons requre twce the number of delay elements when compared wth ther non-lnear phase counterparts. The desgn procedure s farly smple and straghtforward. Once the requrements of H(z) are fxed, Matlab s Flter Desgn and Analyss tool (FDA-tool) can be used to determne the poles and zeroes that realze an ellptc flter wth a magntude response, whch approxmates H(z) /. For every complex conjugate pole par or real pole, the MFIR lnear phase approxmatons (5) or (6) can be used. The zeros must be doubled and can be mplemented usng standard FIR flter structures. A Matlab m-fle s used to determne the fxed-pont multpler coeffcents of the flters dependng on the chosen scalng method, the flter sequence and the requred number of bts for the quantzaton of the multpler coeffcents. III. THE DESIGN OF THE IF FILTER In ths secton, the desgn procedure of the IF flter wth the specfcatons gven n the ntroducton s dscussed. A. Determnaton of H(z) / As descrbed n II the poles and zeroes of an ellptc flter approxmatng H(z) / are determned usng Matlab s FDA-tool. Ths yelds for the present test case flter the poles and zeros shown n TABLE and FIGURE. TABLE : POLES AND ZEROS OF THE ELLIPTIC IIR FILTER REALIZING H(Z) / Poles λ Zeros.63 +/-.77j.568 +/-.83j.575 +/-.76j.54 +/-.858j.55 +/-.548j.9 +/-.954j.465 +/-.9j -.55 +/-.835j Each complex conjugate zero par s combned wth the closest complex conjugate pole par as s normally done n bquad desgns [8] [9]. In TABLE, these combnatons are gven on the same row. Imagnary Part.8.6.4. -. -.4 -.6 -.8 - - -.5.5 Real Part FIGURE. Z-PLANE OF THE ELLIPTIC IIR FILTER REALIZING H(Z) / Every row n TABLE s mplemented as a cascade of an FIR flter realzng the zero par (doubled) and an MFIR

ANNUAL JOURNAL OF ELECTRONICS, 3 structure approxmatng the squared magntude response of the pole par, as shown n FIGURE. The FIR-MFIR cascade corresponds wth the frst row of TABLE, FIR- MFIR wth the second row etc. FIR MFIR FIR MFIR FIGURE. GENERAL STRUCTURE OF THE LINEAR PHASE LOW-PASS FILTER B. Realzaton of the flter stages The transfer functon of the doubled zero pars on the unt crcle s gven by ( θ ) Z z = cos z + z, (7) or equvalently Z z 4 = a + z 3 + b z + z + cz, (8) wth a =, b = -4cosθ and c = ( + 4cos θ). The squared magntude response of the complex conjugate pole pars s approxmated usng (6). A smplfed verson of (6) s gven by P 4.. 3. ( ) = + + + + M z a z b z z c z. (9) =... Comparng (8) wth (9), t s clear that the FIR flter realzng the double zeros uses the same archtecture as the MFIR stages. As can be seen n Table, the desgn presented n ths paper, requres four MFIR flters approxmatng the squared magntude response of the four complex conjugate pole pars wth lnear phase characterstc and four FIR flters realzng the four (doubled) complex conjugate zero pars. The desgn of the FIR-MFIR combnaton wll now be dscussed n detal. In the present desgn, nfnty bound scalng [8] [9] s used as a scalng method. Flter FIR creates the double zero par.568 +/-.83j. Usng (8), the transfer functon of ths flter s gven by 4 3 Z z = + z.736 z + z + 3.934 z. () The scalng factor for nfnty bound scalng s determned n Matlab and equals.638. The coeffcents are mplemented usng 6-bt plus a sgn bt, allowng the use of standard IP multplers. Consequently, the coeffcents n () are multpled wth the scalng factor and wth 6 (6 bts plus sgn bt fxed-pont converson) resultng n the followng fxed-pont multpler values for FIR : TABLE : MULTIPLIER VALUES OF THE FIR FILTER REALIZING THE DOUBLED ZERO PAIR.568 +/-.83j S a S b S c 666-544 93 S a, S b and S c are respectvely, the scaled and converted to fxed-pont factors, -.736 and +3.934 of (). The coeffcents of the MFIR flter approxmatng the squared magntude response of the conjugate pole par.63 +/-.77j wth P = 9 stages are calculated n Matlab usng (6) and are gven n TABLE 3. The scalng factors (for nfnty bound scalng) are determned n Matlab and are gven n TABLE 4. TABLE 3: COEFFICIENTS OF THE UN-SCALED MFIR FILTER APPROXIMATING THE SQUARED MAGNITUDE RESPONSE OF THE POLE PAIR.63 +/-.77j stage number a b c.46643 3.5 -.96765.385-3.5534 5.674 3.9858 3.4576 4 -.584 3.34 5-3.7957 6.5465 6.8636 6.757 7-3.7633 8.4 8 5.5 76895. The coeffcents are mplemented usng 6-bt plus a sgn bt, mplyng the values n TABLE 3 are multpled wth the respectve values of Table 4 and wth 6 (6 bts plus sgn bt fxed-pont converson) resultng n the fxed-pont multpler values of TABLE 5. S a, S b and S c are the scaled and to fxed pont converted a, b and c factors of (9). TABLE 4: SCALING FACTORS OF THE MFIR FILTER APPROXIMATING THE SQUARED MAGNITUDE RESPONSE OF THE POLE PAIR.63 +/-.77j stage number Scalng factor.634.43684.359 3.698348 4.5893 5.74 6.5497 7.389379 8.348e-5 TABLE 5: FIXED-POINT MULTIPLIER VALUES OF THE MFIR FILTER APPROXIMATING THE SQUARED MAGNITUDE RESPONSE OF THE POLE PAIR.63 +/-.77j stage S a S b S c number 8773 455 959 89-78 6335 8866-34855 4575 3 45766 597 55869 4 3437-56 35 5 7963-66995 74 6 337 9 5646 7 55-836 774 8 437 65754 In case a stage has a multpler value that does not ft n the 7 bts that are foreseen for the hardware multplers n the actual VHDL mplementatons, all multplers of that stage are dvded by powers of two untl the multplers ft n the bt wdth. The dvson by the power of two s undone n the output sgnal of the stage by shftng the result.

ANNUAL JOURNAL OF ELECTRONICS, 3 The above-dscussed desgn method s also appled on the other pole and zero pars gven n TABLE. Fgures 3 to 6 show the ampltude and phase response of the respectve FIR-MFIR combnatons. FIGURE 7 shows the ampltude and phase response of the entre structure. Notce the very narrow transton band of the low pass flter and the hgh rejecton band attenuaton. C. The hardware utlzaton For the mplementaton of the lnear phase low pass flter presented above, the sgnal nput and output bt wdth equals 6 bt. The mplementaton n a Xlnx Spartan3A- DSP : XC3SD34A, n speed grade -4 requres 37 slces (9%), 366 four-nput LUTs (6%), 84 multplers (66%) and has a maxmum clock frequency of.8 MHz. 37 slces mght seem a lot for the mplementaton of a flter, but the lnear phase flter has an mpressve ampltude response realzng a very good suppresson of the adverse effects (on the ISI) of the neghbor channel. The number of multplers s substantal. However, a tradtonal equvalent equrpple lnear phase FIR mplementaton, determned usng Matlab s FDA-tool, requres 36 multplers (7nd order) whch s 6% more and does not ft n the Spartan 3A-DSP. Implyng there s, for ths applcaton, when usng the consdered hardware, no alternatve than usng the MFIR flter structures. A Xlnx ISE.5 generated Devce Utlzaton Summary s gven n FIGURE 8. Gan [db] Gan [db] 5-5 - Approxmated Ampltude response -5...3.4.5.6.7.8.9 Approxmated Phase response - - -3-4...3.4.5.6.7.8.9 5-5 - FIGURE 4: AMPLITUDE AND PHASE RESPONSE OF THE CASCADE OF FIR AND MFIR Approxmated Ampltude response -5...3.4.5.6.7.8.9 Approxmated Phase response Approxmated Ampltude response -5 - -5 Gan [db] - -4-6 -8...3.4.5.6.7.8.9 Approxmated Phase response -...3.4.5.6.7.8.9 FIGURE 5: AMPLITUDE AND PHASE RESPONSE OF THE CASCADE OF FIR3 AND MFIR3 - - -3-4...3.4.5.6.7.8.9 FIGURE 3: AMPLITUDE AND PHASE RESPONSE OF THE CASCADE OF FIR AND MFIR Gan [db] 5-5 - -5 Approxmated Ampltude response -...3.4.5.6.7.8.9 Approxmated Phase response - -4-6 -8 -...3.4.5.6.7.8.9 FIGURE 6: AMPLITUDE AND PHASE RESPONSE OF THE CASCADE OF FIR4 AND MFIR4

ANNUAL JOURNAL OF ELECTRONICS, 3 Gan [db] Ampltude response - -4-6 -8...3.4.5.6.7.8.9 Phase response followed to desgn ths lnear phase flter wth a very narrow transton band and hgh stop band attenuaton. Although the flter has demandng specfcatons, the hardware utlzaton s very acceptable. The small FPGA footprnt of the flter, combned wth the hgh maxmum clock frequency and throughput, prove that the MFIR structure s very well suted for the mplementaton of demandng, possbly lnear phase, dgtal flters n FPGA technology. - - -3-4 -5...3.4.5.6.7.8.9 FIGURE 7: AMPLITUDE AND PHASE RESPONSE OF THE LINEAR PHASE MFIR FILTER STRUCTURE Devce Utlzaton Summary Logc Utlzaton Used Avalable Utlzaton Number of Slce Flp Flops 448 47,744 % Number of occuped Slces,37 3,87 9% Total Number of 4 nput LUTs 3,66 47,744 6% Number used as logc Number used as Shft regsters 3,64 Number of bonded IOBs 34 39 % Number of BUFGMUXs 4 4% Number of DSP48As 84 6 66% Average Fanout of Non-Clock Nets.44 FIGURE 8: XILINX ISE.5 DEVICE UTILIZATION SUMMARY FOR THE IMPLEMENTATION OF THE ENTIRE LINEAR PHASE FILTER CONSISTING OF 4 MFIR FILTERS AND 4 FIR FILTERS IV. CONCLUSION In ths paper, the mplementaton of a hgh performance lnear phase low pass flter n an FPGA has been shown. A very straghtforward and tradtonal desgn procedure was REFERENCES [] M. Parker, Dgtal Sgnal Processng, Newnes,, Ch., pp. 8-9 [] F. Harrs, C. Dck, M. Rce, Dgtal Recevers and Transmtters Usng Polyphase Flter Banks for Wreless Communcatons, IEEE Trans. On Mcrowave Theory and Technques, Vol 5, Aprl 3, pp. 395-4 [3] S85 Hybrd DVB-T/C and Analog TV Recever, datasheet, Slcon Laboratores Inc., Austn, TX,. [4] B. Pandta, Oversamplng A/D Converters wth Improved Sgnal Transfer Functons, Analog Crcuts and Sgnal Processng, Sprnger,, ch Low IF complex ADC-based DTV recever, pp. -3 [5] A.T. Fam, ''MFIR Flters: Propertes and Applcatons, IEEE Transactons on Acoustcs, Speech and Sgnal Processng, vol. 9 no. 6, 98, pp. 8-36 [6] JJ Vandenbussche, P. Lee and J. Peuteman Analyss of tme and frequency doman performance of MFIR flters, Proceedngs of the Internatonal Conference on Embedded Systems and Applcatons, Las Vegas, July 8, pp. 33-39 [7] H. Rademacher, Topcs n Analytc Number Theory, Sprnger-Verlag, 973, chapter, pp. 3-4 [8] L. B. Jackson, Dgtal Flters and Sgnal Processng, Kluwer Academc Publshers, 996. [9] L.B. Jackson, On the Interacton of Roundoff Nose and Dynamc Range n Dgtal Flters, Bell Systems Techncal Journal, vol. 49, Feb. 97, pp. 59-84