SN74CBTLV326 LOW-VOLTAGE QUADRUPLE FET BUS SWITCH SCDS03H DECEMBER 997 REVISED APRIL 2003 Standard 26-Type Pinout 5-Ω Switch Connection Between Two Ports Isolation Under Power-Off Conditions Latch-up Performance Exceeds 00 ma per JESD 7, Class II D, DGV, OR PW PACKAGE (TOP VIEW) RGY PACKAGE (TOP VIEW) DBQ PACKAGE (TOP VIEW) OE A B 2OE 2A 2B GND 2 3 4 5 6 7 4 3 2 0 9 V CC 4OE 4A 4B 3OE 3A 3B A B 2OE 2A 2B 2 3 4 5 6 OE 3B V 4 7 GND CC 3 2 0 9 4OE 4A 4B 3OE 3A NC OE A B 2OE 2A 2B GND 2 3 4 5 6 7 6 5 4 3 2 0 9 V CC 4OE 4A 4B 3OE 3A 3B NC NC No internal connection description/ordering information The SN74CBTLV326 quadruple FET bus switch features independent line switches. Each switch is disabled when the associated output-enable (OE) input is low. To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. TA ORDERING INFORMATION PACKAGE ORDERABLE PART NUMBER TOP-SIDE MARKING QFN RGY Tape and reel SN74CBTLV326RGYR CL26 Tube SN74CBTLV326D SOIC D CBTLV326 Tape and reel SN74CBTLV326DR 40 C to5 C SSOP (QSOP) DBQ Tape and reel SN74CBTLV326DBQR CL26 TSSOP PW Tape and reel SN74CBTLV326PWR CL26 TVSOP DGV Tape and reel SN74CBTLV326DGVR CL26 Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package. FUNCTION TABLE (each bus switch) INPUT FUNCTION OE L Disconnect H A port = B port Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright 2003, Texas Instruments Incorporated
SN74CBTLV326 LOW-VOLTAGE QUADRUPLE FET BUS SWITCH SCDS03H DECEMBER 997 REVISED APRIL 2003 logic diagram (positive logic) A 2 SW 3 B OE 2A 5 SW 6 2B 2OE 4 3A 9 SW 3B 3OE 0 4A 2 SW 4B 4OE 3 Pin numbers shown are for the D, DGV, PW, and RGY packages. simplified schematic, each FET switch A B (OE) 2
SN74CBTLV326 LOW-VOLTAGE QUADRUPLE FET BUS SWITCH SCDS03H DECEMBER 997 REVISED APRIL 2003 absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Supply voltage range, V CC......................................................... 0.5 V to 4.6 V Input voltage range, V I (see Note )................................................. 0.5 V to 4.6 V Continuous channel current.............................................................. 2 ma Input clamp current, I IK (V I/O < 0)......................................................... 50 ma Package thermal impedance, θ JA (see Note 2): D package................................... 6 C/W (see Note 2): DBQ package................................ 90 C/W (see Note 2): DGV package............................... 27 C/W (see Note 2): PW package................................ 3 C/W (see Note 3): RGY package................................ 47 C/W Storage temperature range, T stg................................................... 65 C to 50 C Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTES:. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed. 2. The package thermal impedance is calculated in accordance with JESD 5-7. 3. The package thermal impedance is calculated in accordance with JESD 5-5. recommended operating conditions (see Note 4) MIN MAX UNIT Supply voltage 2.3 3.6 V VIH VIL High-level control input voltage Low-level control input voltage = 2.3 V to 2.7 V.7 = 2.7 V to 3.6 V 2 = 2.3 V to 2.7 V 0.7 = 2.7 V to 3.6 V 0. TA Operating free-air temperature 40 5 C NOTE 4: All unused control inputs of the device must be held at or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004. electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT VIK = 3 V, II = ma.2 V II = 3.6 V, VI = or GND ± µa Ioff = 0, VI or VO= 0 to 3.6 V 0 µa ICC = 3.6 V, IO = 0, VI = or GND 0 µa ICC Control inputs = 3.6 V, One input at 3 V, Other inputs at or GND 300 µa Ci Control inputs VI = 3 V or 0 2.5 pf Cio(OFF) VO = 3 V or 0, OE = GND 7 pf II = 64 ma 5 = 2.3 V, VI =0 II = 24 ma 5 TYP at = 2.5 V VI =.7 V, II = 5 ma 27 40 ron II = 64 ma 5 7 VI =0 = 3 V II = 24 ma 5 7 VI = 2.4 V, II = 5 ma 0 5 All typical values are at = 3.3 V (unless otherwise noted), TA = 25 C. This is the increase in supply current for each input that is at the specified voltage level rather than or GND. Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals. V V Ω 3
SN74CBTLV326 LOW-VOLTAGE QUADRUPLE FET BUS SWITCH SCDS03H DECEMBER 997 REVISED APRIL 2003 switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure ) PARAMETER FROM (INPUT) TO (OUTPUT) = 2.5 V ± 0.2 V = 3.3 V ± 0.3 V UNIT MIN MAX MIN MAX tpd A or B B or A 0.5 0.25 ns ten OE A or B.6 4.5.9 4.2 ns tdis OE A or B.3 4.7 4. ns The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance). 4
SN74CBTLV326 LOW-VOLTAGE QUADRUPLE FET BUS SWITCH PARAMETER MEASUREMENT INFORMATION SCDS03H DECEMBER 997 REVISED APRIL 2003 From Output Under Test CL (see Note A) RL RL S 2 Open GND TEST tplh/tphl tplz/tpzl tphz/tpzh S Open 2 GND CL RL V LOAD CIRCUIT 2.5 V ±0.2 V 3.3 V ±0.3 V 30 pf 50 pf 500 Ω 500 Ω 0.5 V 0.3 V Timing Input 0 V tw Input 0 V Data Input tsu th 0 V VOLTAGE WAVEFORMS PULSE DURATION VOLTAGE WAVEFORMS SETUP AND HOLD TIMES Input 0 V Output Control 0 V Output tplh tphl VOH VOL Output Waveform S at 2 (see Note B) tpzl tplz VOL + V VOL Output tphl tplh VOH VOL VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES INVERTING AND NONINVERTING OUTPUTS Output Waveform 2 S at GND (see Note B) tpzh tphz VOH V VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES LOW- AND HIGH-LEVEL ENABLING VOH 0 V NOTES: A. CL includes probe and jig capacitance. B. Waveform is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR 0 MHz, ZO = 50 Ω, tr 2 ns, tf 2 ns. D. The outputs are measured one at a time with one transition per measurement. E. tplz and tphz are the same as tdis. F. tpzl and tpzh are the same as ten. G. tplh and tphl are the same as tpd. H. All parameters and waveforms are not applicable to all devices. Figure. Load Circuit and Voltage Waveforms 5
MECHANICAL DATA MPDS006C FEBRUARY 996 REVISED AUGUST 2000 DGV (R-PDSO-G**) 24 PINS SHOWN PLASTIC SMALL-OUTLINE 0,40 0,23 0,3 0,07 M 24 3 0,6 NOM 4,50 4,30 6,60 6,20 Gage Plane 2 A 0 0,25 0,75 0,50,20 MAX 0,5 0,05 Seating Plane 0,0 DIM PINS ** 4 6 20 24 3 4 56 A MAX 3,70 3,70 5,0 5,0 7,90 9,0,40 A MIN 3,50 3,50 4,90 4,90 7,70 9,60,20 407325/E 0/00 NOTES: A. All linear dimensions are in millimeters. B. This drawing is subject to change without notice. C. Body dimensions do not include mold flash or protrusion, not to exceed 0,5 per side. D. Falls within JEDEC: 24/4 Pins MO-53 4/6/20/56 Pins MO-94
MECHANICAL DATA MSOI002B JANUARY 995 REVISED SEPTEMBER 200 D (R-PDSO-G**) PLASTIC SMALL-OUTLINE PACKAGE PINS SHOWN 0.050 (,27) 0.020 (0,5) 0.04 (0,35) 0.00 (0,25) 5 0.244 (6,20) 0.22 (5,0) 0.00 (0,20) NOM 0.57 (4,00) 0.50 (3,) Gage Plane 4 A 0 0.00 (0,25) 0.044 (,2) 0.06 (0,40) Seating Plane 0.069 (,75) MAX 0.00 (0,25) 0.004 (0,0) 0.004 (0,0) DIM PINS ** 4 6 A MAX 0.97 (5,00) 0.344 (,75) 0.394 (0,00) A MIN 0.9 0.337 (4,0) (,55) 0.36 (9,0) 4040047/E 09/0 NOTES: A. All linear dimensions are in inches (millimeters). B. This drawing is subject to change without notice. C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,5). D. Falls within JEDEC MS-02
MECHANICAL DATA MSOI004E JANUARY 995 REVISED MAY 2002 DBQ (R PDSO G**) PLASTIC SMALL OUTLINE PACKAGE 0.025 (0,64) 0.02 (0,30) 0.00 (0,20) 0.005 (0,3) 24 3 0.57 (3,99) 0.244 (6,20) 0.00 (0,20) NOM 0.50 (3,) 0.22 (5,0) 2 Gauge Plane A 0.00 (0,25) 0.069 (,75) MAX 0 0.035 (0,9) 0.06 (0,40) Seating Plane 0.00 (0,25) 0.004 (0,0) 0.004 (0,0) DIM PINS ** 6 20 24 2 A MAX 0.97 (5,00) 0.344 (,74) 0.344 (,74) 0.394 (0,0) A MIN 0.9 (4,0) 0.337 (,56) 0.337 (,56) 0.36 (9,0) D M0 37 VARIATION AB AD AE AF 407330/F 02/02 NOTES: A. All linear dimensions are in millimeters. B. This drawing is subject to change without notice. C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,5). D. Falls within JEDEC MO 37.
MECHANICAL DATA MTSS00C JANUARY 995 REVISED FEBRUARY 999 PW (R-PDSO-G**) 4 PINS SHOWN PLASTIC SMALL-OUTLINE PACKAGE 0,30 0,65 0,0 M 0,9 4 4,50 4,30 6,60 6,20 0,5 NOM Gage Plane A 7 0 0,25 0,75 0,50,20 MAX 0,5 0,05 Seating Plane 0,0 DIM PINS ** 4 6 20 24 2 A MAX 3,0 5,0 5,0 6,60 7,90 9,0 A MIN 2,90 4,90 4,90 6,40 7,70 9,60 4040064/F 0/97 NOTES: A. All linear dimensions are in millimeters. B. This drawing is subject to change without notice. C. Body dimensions do not include mold flash or protrusion not to exceed 0,5. D. Falls within JEDEC MO-53
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI s terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI s standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Mailing Address: Texas Instruments Post Office Box 655303 Dallas, Texas 75265 Copyright 2003, Texas Instruments Incorporated