HEF4541B. 1. General description. 2. Features and benefits. 3. Ordering information. Programmable timer

Similar documents
HEF4541B-Q General description. 2. Features and benefits. Programmable timer

Quad 2-input EXCLUSIVE-NOR gate

Quad 2-input EXCLUSIVE-NOR gate

LOCMOS (Local Oxidation CMOS) to DTL/TTL converter HIGH sink current for driving two TTL loads HIGH-to-LOW level logic conversion

HEF4001B. 1. General description. 2. Features and benefits. 3. Ordering information. 4. Functional diagram. Quad 2-input NOR gate

Quad 2-input EXCLUSIVE-NOR gate

Quad R/S latch with 3-state outputs

12-stage binary ripple counter

Quad 2-input NAND Schmitt trigger

HEF4002B. 1. General description. 2. Features and benefits. 3. Ordering information. 4. Functional diagram. Dual 4-input NOR gate

HEF4014B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. 8-bit static shift register

HEF4518B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Dual BCD counter

Dual 4-bit static shift register

1-of-4 decoder/demultiplexer

LOCMOS (Local Oxidation CMOS) to DTL/TTL converter HIGH sink current for driving two TTL loads HIGH-to-LOW level logic conversion

Quad 2-input NAND buffer (open collector) The 74F38 provides four 2-input NAND functions with open-collector outputs.

HEF4014B-Q General description. 2. Features and benefits. 3. Applications. 8-bit static shift register

Dual 4-bit static shift register

Hex non-inverting HIGH-to-LOW level shifter

HEF4014B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. 8-bit static shift register

HEF4069UB-Q General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Hex inverter

HEF4049B-Q General description. 2. Features and benefits. 3. Applications. Hex inverting buffers

Quad 2-input NAND Schmitt trigger

Hex inverting HIGH-to-LOW level shifter

12-stage shift-and-store register LED driver

74LVC1G General description. 2. Features and benefits. Single 2-input multiplexer

Hex inverting buffer; 3-state

74HC4002; 74HCT General description. 2. Features and benefits. 3. Ordering information. Dual 4-input NOR gate

Hex non-inverting precision Schmitt-trigger

HEF4021B. 1. General description. 2. Features and benefits. 3. Ordering information. 8-bit static shift register

EN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at ore.hu.

4-bit bidirectional universal shift register

Single D-type flip-flop; positive-edge trigger. The 74LVC1G79 provides a single positive-edge triggered D-type flip-flop.

74HC86; 74HCT86. Quad 2-input EXCLUSIVE-OR gate

74HC4075; 74HCT General description. 2. Features and benefits. Ordering information. Triple 3-input OR gate

74HC9114; 74HCT9114. Nine wide Schmitt trigger buffer; open drain outputs; inverting

74HC540; 74HCT540. Octal buffer/line driver; 3-state; inverting

10-stage divider and oscillator

74HC11; 74HCT General description. 2. Features and benefits. 3. Ordering information. Triple 3-input AND gate

Single Schmitt trigger buffer

1-of-2 decoder/demultiplexer

4-bit bidirectional universal shift register

Octal buffers with 3-state outputs

The 74LVC1G02 provides the single 2-input NOR function.

74HC377; 74HCT General description. 2. Features and benefits. 3. Ordering information

The 74LVC1G34 provides a low-power, low-voltage single buffer.

1-of-8 FET multiplexer/demultiplexer. The CBT3251 is characterized for operation from 40 C to +85 C.

74HC03; 74HCT03. Quad 2-input NAND gate; open-drain output

74AHC1G08; 74AHCT1G08

Quad single-pole single-throw analog switch

74AHC1G00; 74AHCT1G00

74AHC1G04; 74AHCT1G04

74LV32A. 1. General description. 2. Features and benefits. 3. Ordering information. Quad 2-input OR gate

74HC7540; 74HCT7540. Octal Schmitt trigger buffer/line driver; 3-state; inverting

Dual non-inverting Schmitt trigger with 5 V tolerant input

The 74LVT04 is a high-performance product designed for V CC operation at 3.3 V. The 74LVT04 provides six inverting buffers.

2-input NAND gate; open drain. The 74LVC1G38 provides a 2-input NAND function.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

74AHC1G4212GW. 12-stage divider and oscillator

74HC02; 74HCT General description. 2. Features and benefits. Ordering information. Quad 2-input NOR gate

Buffers with open-drain outputs. The 74LVC2G07 provides two non-inverting buffers.

16-channel analog multiplexer/demultiplexer

74AHC1G32; 74AHCT1G32

Low-power configurable multiple function gate

74AHC1G79; 74AHCT1G79

Low-power configurable multiple function gate

74LVC1G07-Q100. Buffer with open-drain output. The 74LVC1G07-Q100 provides the non-inverting buffer.

Inverter with open-drain output. The 74LVC1G06 provides the inverting buffer.

74HC04; 74HCT04. Temperature range Name Description Version 74HC04D 40 C to +125 C SO14 plastic small outline package; 14 leads; body width 74HCT04D

74HCT General description. 2. Features and benefits. 3. Ordering information. Dual non-retriggerable monostable multivibrator with reset

74AHC1G79-Q100; 74AHCT1G79-Q100

Hex buffer with open-drain outputs

74AHC30; 74AHCT30. The 74AHC30; 74AHCT30 provides an 8-input NAND function.

74AHC1G02-Q100; 74AHCT1G02-Q100

Triple buffer with open-drain output. The 74LVC3G07 provides three non-inverting buffers.

Octal buffer/driver with parity; non-inverting; 3-state

Dual 1-of-4 FET multiplexer/demultiplexer. 1OE, 2OE, S0, and S1 select the appropriate B output for the A-input data.

Octal buffer/line driver; inverting; 3-state

74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state. The 74HC574; 74HCT574 is functionally identical to:

VHF variable capacitance diode

16-bit buffer/line driver; 3-state

HEF4894B-Q stage shift-and-store register LED driver

74ABT General description. 2. Features and benefits. 3. Ordering information. Dual D-type flip-flop with set and reset; positive edge-trigger

Dual precision monostable multivibrator

Dual inverting buffer/line driver; 3-state

74CBTLV1G125. The 74CBTLV1G125 provides a single high-speed line switch. The switch is disabled when the output enable (OE) input is high.

BB Product profile. 2. Pinning information. 3. Ordering information. FM variable capacitance double diode. 1.1 General description

74HC4040; 74HCT stage binary ripple counter

74HC1GU04GV-Q General description. 2. Features and benefits. 3. Ordering information. 4. Marking. Inverter

HEF4794B-Q stage shift-and-store register LED driver

74AHC374-Q100; 74AHCT374-Q100

74AHC1G79-Q100; 74AHCT1G79-Q100

74CBTLV General description. 2. Features and benefits. 2-bit bus switch

74AHC1GU04GV-Q General description. 2. Features and benefits. 3. Ordering information. Marking. Inverter

Bus buffer/line driver; 3-state

74HC240; 74HCT240. Octal buffer/line driver; 3-state; inverting

Planar PIN diode in a SOD523 ultra small SMD plastic package.

Planar PIN diode in a SOD882D leadless ultra small plastic SMD package.

Four planar PIN diode array in SOT363 small SMD plastic package.

74AHC2G08; 74AHCT2G08

Transcription:

Rev. 4 25 June 2012 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a programmable timer which consists of a 16-stage binary counter, an integrated oscillator to be used with external timing components, an automatic power-on reset and output control logic. The frequency of the oscillator is determined by the external components R TC and C TC within the frequency range 1 Hz to 100 khz. This oscillator may be replaced by an external clock signal at input RS, the timer advances on the positive-going transition of RS. A LOW on the auto reset input (AR) and a LOW on the master reset input (MR) enables the internal power-on reset. A HIGH level at input MR resets the counter independent on all other inputs. Resetting disables the oscillator to provide no active power dissipation. A HIGH at input AR turns off the power-on reset to provide a low quiescent power dissipation of the timer. The 16-stage counter divides the oscillator frequency by 2 8, 2 10, 2 13 or 2 16 depending on the state of the address inputs (A0, A1). The divided oscillator frequency is available at output O. The phase input (PH) features a complementary output signal. When the mode select input (MODE) is LOW the timer is a single transition timer and when HIGH the timer is a 2 n frequency divider. It operates over a recommended V DD power supply range of 3 V to 15 V referenced to V SS (usually ground). Unused inputs must be connected to V DD, V SS, or another input. Fully static operation 5 V, 10 V, and 15 V parametric ratings Standardized symmetrical output characteristics Operates across the automotive temperature range 40 C to +85 C Complies with JEDEC standard JESD 13-B Table 1. Ordering information All types operate from 40 C to +85 C. Type number Package Name Description Version P DIP14 plastic dual in-line package; 14 leads (300 mil) SOT27-1 T SO14 plastic small outline package; 14 leads; body width 3.9 mm SOT108-1

4. Functional diagram RS CTC RTC A0 A1 MODE 3 2 1 12 13 10 CONTROL INPUTS AR MR 5 6 POWER-ON RESET CP C D BINARY COUNTER OUTPUT STAGE 8 O PH 9 001aai581 Fig 1. Functional diagram CTC RTC RS CP RESET 28 COUNTER 2 8 28 COUNTER CP RESET 2 2 2 5 2 8 A0 A1 MUX AR POWER-ON RESET LATCH MR MODE PH O 001aai583 Fig 2. Logic diagram All information provided in this document is subject to legal disclaimers. NXP B.V. 2012. All rights reserved. Product data sheet Rev. 4 25 June 2012 2 of 17

5. Pinning information 5.1 Pinning RTC 1 14 V DD CTC 2 13 A1 RS 3 12 A0 n.c. 4 11 n.c. AR 5 10 MODE MR 6 9 PH V SS 7 8 O 001aai582 Fig 3. Pin configuration 5.2 Pin description Table 2. Pin description Symbol Pin Description RTC 1 external resistor connection CTC 2 external capacitor connection RS 3 external resistor connection (RS) or external clock input nc 4, 11 not connected AR 5 auto reset input (active low) MR 6 master reset input V SS 7 ground (0 V) O 8 timer output PH 9 phase input MODE 10 mode select input A0, A1 12, 13 address inputs V DD 14 supply voltage All information provided in this document is subject to legal disclaimers. NXP B.V. 2012. All rights reserved. Product data sheet Rev. 4 25 June 2012 3 of 17

6. Functional description Table 3. Function table [1] Input MODE AR MR PH MODE H L X X auto reset disabled L L X X auto reset enabled [2] X H X X master reset active X L X H normal operation selected division to output X L X L single-cycle mode [3] X L L X output initially LOW after reset X L H X output initially HIGH, after reset [1] H = HIGH voltage level; L = LOW voltage level; X = don t care. [2] For correct power-on reset, the supply voltage should be above 8.5 V. For V DD < 8.5 V, disable the autoreset and connect AR to V DD. [3] The timer is initialized on a reset pulse and the output changes state after 2 n-1 counts and remains in that state (latched). Reset of this latch is obtained by master reset or by a LOW to HIGH transition on the MODE input. Table 4. Frequency selection table A0 A1 Number of counter stages n f OSC --------- = 2 n f O L L 13 8192 L H 10 1024 H L 8 256 H H 16 65536 7. Limiting values Table 5. Limiting values In accordance with the Absolute Maximum Rating System (IEC 60134). Symbol Parameter Conditions Min Max Unit V DD supply voltage 0.5 +18 V I IK input clamping current V I < 0.5 V or V I >V DD + 0.5 V - ±10 ma V I input voltage 0.5 V DD + 0.5 V I OK output clamping current V O < 0.5 V or V O >V DD + 0.5 V - ±10 ma I I/O input/output current O output - ±10 ma T stg storage temperature 65 +150 C T amb ambient temperature 40 +85 C P tot total power dissipation T amb = 40 C to +85 C DIP14 package [1] - 750 mw SO14 package [2] - 500 mw P power dissipation - 100 mw [1] For DIP14 package: P tot derates linearly with 12 mw/k above 70 C. [2] For SO14 package: P tot derates linearly with 8 mw/k above 70 C. All information provided in this document is subject to legal disclaimers. NXP B.V. 2012. All rights reserved. Product data sheet Rev. 4 25 June 2012 4 of 17

8. Recommended operating conditions Table 6. Recommended operating conditions Symbol Parameter Conditions Min Max Unit V DD supply voltage 3 15 V V I input voltage 0 V DD V T amb ambient temperature in free air 40 +85 C Δt/ΔV input transition rise and fall rate V DD = 5 V - 3.75 μs/v V DD = 10 V - 0.5 μs/v V DD = 15 V - 0.08 μs/v 9. Static characteristics Table 7. Static characteristics V SS = 0 V; V I = V SS or V DD ; unless otherwise specified. Symbol Parameter Conditions V DD T amb = 40 C T amb = 25 C T amb = 85 C Unit Min Max Min Max Min Max V IH HIGH-level I O <1 μa 5 V 3.5-3.5-3.5 - V input voltage 10 V 7.0-7.0-7.0 - V 15 V 11.0-11.0-11.0 - V V IL LOW-level I O <1 μa 5 V - 1.5-1.5-1.5 V input voltage 10 V - 3.0-3.0-3.0 V 15 V - 4.0-4.0-4.0 V V OH HIGH-level I O <1 μa 5 V 4.95-4.95-4.95 - V output voltage 10 V 9.95-9.95-9.95 - V 15 V 14.95-14.95-14.95 - V V OL LOW-level I O <1 μa 5 V - 0.05-0.05-0.05 V output voltage 10 V - 0.05-0.05-0.05 V 15 V - 0.05-0.05-0.05 V I OH HIGH-level output current CTC, RTC; V O = 2.5 V 5 V - 1.4-1.2-0.95 ma V O = 4.6 V 5 V - 0.5-0.4-0.3 ma V O = 9.5 V 10 V - 1.4-1.2-0.95 ma V O = 13.5 V 15 V - 4.8-4.0-3.2 ma O; V O = 2.5 V 5 V - 1.7-1.4-1.1 ma V O = 4.6 V 5 V - 0.64-0.5-0.36 ma V O = 9.5 V 10 V - 1.6-1.3-0.9 ma V O = 13.5 V 15 V - 4.2-3.4-2.4 ma All information provided in this document is subject to legal disclaimers. NXP B.V. 2012. All rights reserved. Product data sheet Rev. 4 25 June 2012 5 of 17

Table 7. Static characteristics continued V SS = 0 V; V I = V SS or V DD ; unless otherwise specified. Symbol Parameter Conditions V DD T amb = 40 C T amb = 25 C T amb = 85 C Unit Min Max Min Max Min Max I OL LOW-level CTC, RTC; output current V O = 0.4 V 5 V 0.33-0.27-0.20 - ma V O = 0.5 V 10 V 1.0-0.85-0.68 - ma V O = 1.5 V 15 V 3.2-2.7-2.3 - ma O; V O = 0.4 V 5 V 0.64-0.5-0.36 - ma V O = 0.5 V 10 V 1.6-1.3-0.9 - ma V O = 1.5 V 15 V 4.2-3.2-2.4 - ma I I input leakage 15 V - ±0.1 - ±0.1 - ±1.0 μa current I DD supply current I O = 0 A 5 V - 5-5 - 150 μa 10 V - 10-10 - 300 μa 15 V - 20-20 - 600 μa C I input capacitance - - - - 7.5 - - pf Table 8. Reset characteristics V SS = 0 V; V I = V SS or V DD ; see Table 12 for test conditions; unless otherwise specified. Symbol Parameter Conditions V DD T amb = 40 C T amb = +25 C T amb = +85 C Unit Min Max Min Typ Max Min Max I DD supply current supply current for 5 V - 80-20 80-230 μa power-on reset 10 V - 750-250 600-700 μa enable; AR = MR = 0 V; Other 15 V - 1.6-0.5 1.3-1.5 ma inputs at 0 V or V DD V DD supply voltage supply voltage for automatic reset initialization; AR = MR = 0 V; Other inputs at 0 V or V DD - - - 8.5 5 - - - V All information provided in this document is subject to legal disclaimers. NXP B.V. 2012. All rights reserved. Product data sheet Rev. 4 25 June 2012 6 of 17

10. Dynamic characteristics Table 9. Dynamic characteristics V SS = 0 V; T amb = 25 C unless otherwise specified. For test circuit, see Figure 5. Symbol Parameter Conditions V DD Extrapolation formula Min Typ [1] Max Unit t pd propagation delay RS to O; 5 V [2] 348 ns + (0.55 ns/pf)c L - 375 750 ns 2 8 selected; 10 V 139 ns + (0.23 ns/pf)c L - 150 300 ns see Figure 4 15 V 102 ns + (0.16 ns/pf)c L - 110 220 ns RS to O; 5 V 398 ns + (0.55 ns/pf)c L - 425 850 ns 2 10 selected; 10 V 154 ns + (0.23 ns/pf)c L - 165 330 ns see Figure 4 15 V 112 ns + (0.16 ns/pf)c L - 120 240 ns RS to O; 5 V 483 ns + (0.55 ns/pf)c L - 510 1020 ns 2 13 selected; 10 V 179 ns + (0.23 ns/pf)c L - 190 380 ns see Figure 4 15 V 127 ns + (0.16 ns/pf)c L - 135 270 ns RS to O; 5 V 548 ns + (0.55 ns/pf)c L - 575 1150 ns 2 16 selected; 10 V 199 ns + (0.23 ns/pf)c L - 210 420 ns see Figure 4 15 V 142 ns + (0.16 ns/pf)c L - 150 300 ns t W pulse width RS LOW; 5 V [3] 60 30 - ns MR HIGH; 10 V 30 15 - ns see Figure 4 15 V 24 12 - ns f clk(max) maximum clock RS; see Figure 4 5 V 8 16 - MHz frequency 10 V 15 30 - MHz 15 V 18 36 - MHz f osc oscillator frequency R t = 5 kω; 5 V - 90 - khz C t =1nF; 10 V - 90 - khz R S =10kΩ; see Figure 6 15 V - 90 - khz R t = 56 kω; 5 V - 8 - khz C t =1nF; 10 V - 8 - khz R S = 120 kω; see Figure 6 15 V - 8 - khz [1] The typical values of the propagation delay and transition times are calculated from the extrapolation formulas shown (C L in pf). [2] t pd is the same as t PHL and t PLH. [3] t W is the same as t WL(min) and t WH(min). All information provided in this document is subject to legal disclaimers. NXP B.V. 2012. All rights reserved. Product data sheet Rev. 4 25 June 2012 7 of 17

Table 10. Dynamic power dissipation P D can be calculated from the formulas shown. V SS = 0 V; t r = t f 20 ns; T amb = 25 C. Symbol Parameter V DD Typical formula Per package P D dynamic power dissipation 5 V P D = 1300 f i + (f o C L V 2 DD ) μw 10 V P D = 5300 f i + (f o C L V 2 DD ) μw 15 V P D = 12000 f i + (f o C L V 2 DD ) μw Using the on-chip oscillator P D(Tot) Total dynamic power dissipation 5 V P D = 1300 f osc + f o C L V 2 DD + 2C TC V 2 DD f osc + 10V DD μw 10 V P D = 5300 f osc + f o C L V 2 DD + 2C TC V 2 DD f osc + 100V DD μw 15 V P D = 12000 f osc + f o C L V 2 DD + 2C TC V 2 DD f osc + 400V DD μw [1] f i = input frequency in MHz; f o = output frequency in MHz; C L = output load capacitance in pf; V DD = supply voltage in V; f osc = oscillator frequency in MHz; C TC = timing capacitance in pf. 11. Waveforms V I RS input V SS (1) 1/f clk(max) V M t WH(min) V OH t PLH t WL(min) t PHL O output V M V OL V I MR input V SS t WH(min) aaa-003391 V OL and V OH are typical output voltage levels that occur with the output load. Measurement are points given in Table 11, the test circuit in Figure 5 and the test data in Table 12 (1) 2 n pulses as selected by address inputs (A0, A1). Fig 4. Propagation delay clock (RS) to output (O), clock pulse width and maximum clock frequency Table 11. Measurement points Supply voltage Input Output V DD V M V M 5 V to 15 V 0.5V DD 0.5V DD All information provided in this document is subject to legal disclaimers. NXP B.V. 2012. All rights reserved. Product data sheet Rev. 4 25 June 2012 8 of 17

V DD G V I DUT V O RT CL 001aag182 Fig 5. Test data is given in Table 12. Definitions for test circuit: DUT - Device Under Test. R L = Load resistance. C L = load capacitance. R T = Termination resistance should be equal to output impedance of Z o of the pulse generator. Test circuit for measuring switching times Table 12. Test data Supply Input Load V DD V I t r, t f C L 5 V to 15 V V SS or V DD 20 ns 50 pf All information provided in this document is subject to legal disclaimers. NXP B.V. 2012. All rights reserved. Product data sheet Rev. 4 25 June 2012 9 of 17

12. Application information RC oscillator timing component limitations The oscillator frequency is mainly determined by R TC C TC, provided R TC << R S and R S C 2 << R TC C TC. The function of R S is to minimize the influence of the forward voltage across the input protection diodes on the frequency. The stray capacitance C 2 should be kept as small as possible. In consideration of accuracy, C TC must be larger than the inherent stray capacitance. R TC must be larger than the LOCMOS ON resistance in series with it, which typically is 500 Ω at V DD = 5 V, 300 Ω at V DD = 10 V and 200 Ω at V DD =15V. The recommended values for these components to maintain agreement with the typical oscillation formula are: C TC 100 pf, up to any typical value, 10 kω R TC 1 MΩ. reset from logic clock to counter RS 3 CTC 2 RTC 1 C2 RS CTC RTC 001aai584 Typical formula for oscillator frequency: f osc = 1 ---------------------------------------. 2.3 R TC C TC Fig 6. External component connection for RC oscillator; R S R TC 10 5 001aai586 10 5 001aai585 f osc (Hz) f osc (Hz) 10 4 10 4 10 3 10 3 10 2 10 2 10 10 10-4 10-3 10-2 10-1 10 3 10 4 10 5 10 6 C TC (μf) R TC (Ω) a. C TC curve at R TC = 56 kω; RS = 120 kω. b. R TC curve at C TC = 1 nf; RS = 2 R TC. Fig 7. RC oscillator frequency as a function of R TC and C TC at V DD = 5 to 15 V; T amb = 25 C All information provided in this document is subject to legal disclaimers. NXP B.V. 2012. All rights reserved. Product data sheet Rev. 4 25 June 2012 10 of 17

10 001aai587 10 001aai588 f (%) f (%) 5 V DD = 15 V 5 0 10 V 0 V DD = 15 V 10 V 5 V -5-5 5 V -10-10 -75-25 25 75 125-75 -25 25 75 125 T amb ( C) T amb ( C) a. R TC = 56 kω; C TC = 1 nf; RS = 0 Ω. b. R TC = 56 kω; C TC = 1 nf; RS = 120 kω. Fig 8. Frequency deviation (Δf) as a function of ambient temperature All information provided in this document is subject to legal disclaimers. NXP B.V. 2012. All rights reserved. Product data sheet Rev. 4 25 June 2012 11 of 17

13. Package outline DIP14: plastic dual in-line package; 14 leads (300 mil) SOT27-1 D M E seating plane A 2 A L A 1 Z 14 e b b 1 8 w M c (e ) 1 M H pin 1 index E 1 7 0 5 10 mm scale DIMENSIONS (inch dimensions are derived from the original mm dimensions) UNIT mm inches A max. A 1 A 2 (1) (1) min. max. b b 1 c D E e e 1 L M E M H 4.2 0.51 3.2 0.17 0.02 0.13 1.73 1.13 0.068 0.044 0.53 0.38 0.021 0.015 0.36 0.23 0.014 0.009 19.50 18.55 0.77 0.73 6.48 6.20 0.26 0.24 2.54 7.62 0.1 0.3 3.60 3.05 0.14 0.12 8.25 7.80 0.32 0.31 10.0 8.3 0.39 0.33 w 0.254 0.01 (1) Z max. 2.2 0.087 Note 1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included. OUTLINE VERSION REFERENCES IEC JEDEC JEITA EUROPEAN PROJECTION ISSUE DATE SOT27-1 050G04 MO-001 SC-501-14 99-12-27 03-02-13 Fig 9. Package outline SOT27-1 (DIP14) All information provided in this document is subject to legal disclaimers. NXP B.V. 2012. All rights reserved. Product data sheet Rev. 4 25 June 2012 12 of 17

SO14: plastic small outline package; 14 leads; body width 3.9 mm SOT108-1 D E A X c y H E v M A Z 14 8 Q pin 1 index A 2 A 1 (A ) 3 θ A L p 1 7 L e b p w M detail X 0 2.5 5 mm scale DIMENSIONS (inch dimensions are derived from the original mm dimensions) UNIT mm inches A max. 0.25 1.75 0.10 0.069 0.010 0.004 A 1 A 2 A 3 b p c D (1) E (1) e H (1) E L L p Q v w y Z 1.45 1.25 0.057 0.049 0.25 0.01 0.49 0.36 0.019 0.014 0.25 0.19 0.0100 0.0075 8.75 8.55 0.35 0.34 4.0 3.8 0.16 0.15 1.27 6.2 5.8 0.244 0.228 Note 1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included. 0.05 1.05 0.041 1.0 0.4 0.039 0.016 0.7 0.6 0.028 0.024 0.25 0.25 0.1 0.01 0.01 0.004 θ 0.7 0.3 o 8 o 0.028 0 0.012 OUTLINE VERSION REFERENCES IEC JEDEC JEITA EUROPEAN PROJECTION ISSUE DATE SOT108-1 076E06 MS-012 99-12-27 03-02-19 Fig 10. Package outline SOT108-1 (SO14) All information provided in this document is subject to legal disclaimers. NXP B.V. 2012. All rights reserved. Product data sheet Rev. 4 25 June 2012 13 of 17

14. Abbreviations Table 13. Acronym CMOS DUT ESD HBM MM TTL Abbreviations Description Complementary Metal Oxide Semiconductor Device Under Test ElectroStatic Discharge Human Body Model Machine Model Transistor-Transistor Logic 15. Revision history Table 14. Revision history Document ID Release date Data sheet status Change notice Supersedes v.4 20120625 Product data sheet - _CNV v.3 Modifications: The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. Legal texts have been adapted to the new company name where appropriate. Section 2 Features and benefits added. _CNV v.3 19950101 Product specification - _CNV v.2 _CNV v.2 19950101 Product specification - - All information provided in this document is subject to legal disclaimers. NXP B.V. 2012. All rights reserved. Product data sheet Rev. 4 25 June 2012 14 of 17

16. Legal information 16.1 Data sheet status Document status [1][2] Product status [3] Definition Objective [short] data sheet Development This document contains data from the objective specification for product development. Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. Product [short] data sheet Production This document contains the product specification. [1] Please consult the most recently issued document before initiating or completing a design. [2] The term short data sheet is explained in section Definitions. [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com. 16.2 Definitions Draft The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail. Product specification The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet. 16.3 Disclaimers Limited warranty and liability Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors. Right to make changes NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer s own risk. Applications Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer s sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer s applications and products planned, as well as for the planned application and use of customer s third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer s applications or products, or the application or use by customer s third party customer(s). Customer is responsible for doing all necessary testing for the customer s applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer s third party customer(s). NXP does not accept any liability in this respect. Limiting values Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device. Terms and conditions of commercial sale NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer s general terms and conditions with regard to the purchase of NXP Semiconductors products by customer. No offer to sell or license Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. All information provided in this document is subject to legal disclaimers. NXP B.V. 2012. All rights reserved. Product data sheet Rev. 4 25 June 2012 15 of 17

Export control This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities. Non-automotive qualified products Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors specifications such use shall be solely at customer s own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors standard warranty and NXP Semiconductors product specifications. Translations A non-english (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions. 16.4 Trademarks Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners. 17. Contact information For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com All information provided in this document is subject to legal disclaimers. NXP B.V. 2012. All rights reserved. Product data sheet Rev. 4 25 June 2012 16 of 17

18. Contents 1 General description...................... 1 2 Features and benefits.................... 1 3 Ordering information..................... 1 4 Functional diagram...................... 2 5 Pinning information...................... 3 5.1 Pinning............................... 3 5.2 Pin description......................... 3 6 Functional description................... 4 7 Limiting values.......................... 4 8 Recommended operating conditions........ 5 9 Static characteristics..................... 5 10 Dynamic characteristics.................. 7 11 Waveforms............................. 8 12 Application information.................. 10 RC oscillator timing component limitations....10 13 Package outline........................ 12 14 Abbreviations.......................... 14 15 Revision history........................ 14 16 Legal information....................... 15 16.1 Data sheet status...................... 15 16.2 Definitions............................ 15 16.3 Disclaimers........................... 15 16.4 Trademarks........................... 16 17 Contact information..................... 16 18 Contents.............................. 17 Please be aware that important notices concerning this document and the product(s) described herein, have been included in section Legal information. NXP B.V. 2012. All rights reserved. For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com Date of release: 25 June 2012 Document identifier:

Mouser Electronics Authorized Distributor Click to View Pricing, Inventory, Delivery & Lifecycle Information: NXP: TD