ICS83032I 75MHZ, 3 RD OVERTONE OSCILLATOR W/DUAL LVCMOS/LVTTL OUTPUTS. 75MHZ, 3RD OVERTONE Integrated OSCILLATOR W/DUAL ICS83032I

Similar documents
ICS83056I-01. General Description. Features. Block Diagram. Pin Assignment 6-BIT, 2:1, SINGLE-ENDED LVCMOS MULTIPLEXER ICS83056I-01

FEATURES 2:1 single-ended multiplexer Q nominal output impedance: 15Ω (V DDO BLOCK DIAGRAM PIN ASSIGNMENT 2:1, SINGLE-ENDED MULTIPLEXER ICS83052I

ICS QUAD PLL CLOCK SYNTHESIZER. Description. Features. Block Diagram PRELIMINARY DATASHEET

ICS HIGH PERFORMANCE VCXO. Features. Description. Block Diagram DATASHEET

ICS83021I. Features. General Description. Pin Assignment. Block Diagram 1-TO-1 DIFFERENTIAL- TO-LVCMOS/LVTTL TRANSLATOR

ICS LOW EMI CLOCK GENERATOR. Features. Description. Block Diagram DATASHEET

ICS MHZ, CRYSTAL-TO-LVCMOS / LVTTL FREQUENCY SYNTHESIZER 260MHZ, CRYSTAL-TO-LVCMOS ICS84021

MK3727D LOW COST 24 TO 36 MHZ 3.3 VOLT VCXO. Description. Features. Block Diagram DATASHEET

1:2 LVCMOS/LVTTL-to-LVCMOS/LVTTL Zero Delay Buffer for Audio

ICS NETWORKING CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET

FemtoClock Crystal-to-LVDS Clock Generator

ICS CLOCK SYNTHESIZER FOR PORTABLE SYSTEMS. Description. Features. Block Diagram PRELIMINARY DATASHEET

ICS PCI-EXPRESS CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

ICS501 LOCO PLL CLOCK MULTIPLIER. Description. Features. Block Diagram DATASHEET

MK3721 LOW COST 16.2 TO 28 MHZ 3.3 VOLT VCXO. Description. Features. Block Diagram DATASHEET. MK3721D is recommended for new designs.

3.3 VOLT FRAME RATE COMMUNICATIONS PLL MK1574. Features. Description. Block Diagram DATASHEET

ICS843004I-04 FEMTOCLOCKS CRYSTAL/LVCMOS-TO- 3.3V LVPECL FREQUENCY SYNTHESIZER

FEATURES One differential LVPECL output pair

FemtoClock Crystal-to-LVCMOS/LVTTL Clock Generator ICS840022I-02 DATA SHEET. General Description. Features. Block Diagram.

FemtoClock Crystal-to-3.3V LVPECL Clock Generator ICS843011C

Low Skew, 1-To-4, Crystal Oscillator/LVCMOS-To-3.3V LVPECL Fanout Buffer

BLOCK DIAGRAM PIN ASSIGNMENTS. 8302I-01 Datasheet. Low Skew, 1-to-2 LVCMOS / LVTTL Fanout Buffer W/ Complementary Output

FemtoClock Crystal-to-LVDS Clock Generator ICS DATA SHEET. Features. General Description. Pin Assignment. Block Diagram

FEATURES (default) (default) 1 1 5

PRELIMINARY LOW SKEW, 2-TO-4 LVCMOS/LVTTL-TO-LVPECL/ECL CLOCK MULTIPLEXER VCC PIN ASSIGNMENT. Q0 nq0. Q1 nq1. Q3 nq3

LOW PHASE NOISE CLOCK MULTIPLIER. Features

PIN ASSIGNMENT. Q0 nq0. Q1 nq1. Q2 nq2. Q3 nq3

FemtoClock Crystal-to-LVDS Clock Generator

MK3722 VCXO PLUS AUDIO CLOCK FOR STB. Description. Features. Block Diagram DATASHEET

ICS2304NZ-1 LOW SKEW PCI/PCI-X BUFFER. Description. Features. Block Diagram DATASHEET

PRELIMINARY PIN ASSIGNMENT VDD. nq0. CLK nclk. nq1 CLK_SEL. PCLK npclk. nq2 GND. Q3 nq3 CLK_EN. Q4 nq4. Q5 nq5. nq6. nq7. nq8

MK1413 MPEG AUDIO CLOCK SOURCE. Features. Description. Block Diagram DATASHEET

ICS FemtoClock Crystal-to-3.3V LVPECL Clock Generator DATA SHEET. General Description. Features. Block Diagram. Pin Assignment.

ICS558A-02 LVHSTL TO CMOS CLOCK DIVIDER. Description. Features. Block Diagram DATASHEET

ICS NETWORKING AND PCI CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

ICS722 LOW COST 27 MHZ 3.3 VOLT VCXO. Description. Features. Block Diagram DATASHEET

ICS HDTV AUDIO/VIDEO CLOCK SOURCE. Features. Description. Block Diagram DATASHEET

ICS553 LOW SKEW 1 TO 4 CLOCK BUFFER. Description. Features. Block Diagram DATASHEET

ICS LOW EMI CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET

ICS LOW EMI CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET

ICS LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER. Description. Features. Block Diagram DATASHEET

FEATURES SRCT[1:4] SRCC[1:4]

GENERAL DESCRIPTION The ICS is a high performance Differential-to-LVDS FEATURES BLOCK DIAGRAM PIN ASSIGNMENT ICS

LOW SKEW 1 TO 4 CLOCK BUFFER. Features

ICS542 CLOCK DIVIDER. Features. Description. Block Diagram DATASHEET. NOTE: EOL for non-green parts to occur on 5/13/10 per PDN U-09-01

ICS660 DIGITAL VIDEO CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

Low Skew, 1-to-6, Crystal-to-LVDS Fanout Buffer ICS DATA SHEET. General Description. Features. Block Diagram. Pin Assignment ICS

ICS OSCILLATOR, MULTIPLIER, AND BUFFER WITH 8 OUTPUTS. Description. Features (all) Features (specific) DATASHEET

4/ 5 Differential-to-3.3V LVPECL Clock Generator

FEATURES Four-bit, 2:1 single-ended multiplexer Nominal output impedance: 15Ω (V PIN ASSIGNMENT BLOCK DIAGRAM

ICS LOW SKEW, 1-TO-2 DIFFERENTIAL-TO-2.5V/3.3V LVPECL/ECL FANOUT BUFFER ICS853011

BLOCK DIAGRAM. Phase Detector. Predivider 2

Features VDD 2. 2 Clock Synthesis and Control Circuitry. Clock Buffer/ Crystal Oscillator GND

FemtoClock Crystal-to-3.3V LVPECL Frequency Synthesizer

ICS276 TRIPLE PLL FIELD PROGRAMMABLE VCXO CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET

ICS650-40A ETHERNET SWITCH CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

ICS512 LOCO PLL CLOCK MULTIPLIER. Description. Features. Block Diagram DATASHEET

FEATURES. GENERAL DESCRIPTION ICS I is a low phase noise Clock Generator ICS and is a member of the HiperClockS family of high BLOCK DIAGRAM

LOCO PLL CLOCK MULTIPLIER. Features

NETWORKING CLOCK SYNTHESIZER. Features

ICS571 LOW PHASE NOISE ZERO DELAY BUFFER. Description. Features. Block Diagram DATASHEET

3.3 VOLT COMMUNICATIONS CLOCK PLL MK Description. Features. Block Diagram DATASHEET

Features VDD 1 CLK1. Output Divide PLL 2 OE0 GND VDD. IN Transition Detector CLK1 INB. Output Divide PLL 2 OE0 GND

TRIPLE PLL FIELD PROG. SPREAD SPECTRUM CLOCK SYNTHESIZER. Features

MK5811C LOW EMI CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET

ICS511 LOCO PLL CLOCK MULTIPLIER. Description. Features. Block Diagram DATASHEET

LOCO PLL CLOCK MULTIPLIER. Features

FemtoClock Crystal-to-LVDS Frequency Synthesizer w/integrated Fanout Buffer

ICS7151A-50 SPREAD SPECTRUM CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET

Features VDD. PLL Clock Synthesis and Spread Spectrum Circuitry GND

MK SPREAD SPECTRUM MULTIPLIER CLOCK. Description. Features. Block Diagram DATASHEET

PCI Express TM Clock Generator

MK SPREAD SPECTRUM MULTIPLIER CLOCK. Description. Features. Block Diagram DATASHEET

IDT5V60014 LOW PHASE NOISE ZERO DELAY BUFFER. Description. Features. Block Diagram DATASHEET

ICS87008I LOW SKEW, 1-TO-8 DIFFERENTIAL-TO-LVCMOS/LVTTL CLOCK GENERATOR

PCI-EXPRESS CLOCK SOURCE. Features

ICS LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER. Description. Features. Block Diagram DATASHEET

MK2703 PLL AUDIO CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET

ICS502 LOCO PLL CLOCK MULTIPLIER. Description. Features. Block Diagram DATASHEET

ICS TO-6, LVPECL-TO-HCSL/LVCMOS 1, 2, 4 CLOCK GENERATOR

ICS309 SERIAL PROGRAMMABLE TRIPLE PLL SS VERSACLOCK SYNTH. Description. Features. Block Diagram DATASHEET

Advance Information Clock Generator for PowerQUICC III

ICS GLITCH-FREE CLOCK MULITPLEXER. Features. Description. Block Diagram DATASHEET

Low Skew, 1-to16, Differential-to-2.5V LVPECL Fanout Buffer

MK74CB218 DUAL 1 TO 8 BUFFALO CLOCK DRIVER. Description. Features. Block Diagram DATASHEET. Family of IDT Parts

PIN ASSIGNMENT. 0 0 PLL Bypass

2 TO 4 DIFFERENTIAL CLOCK MUX ICS Features

7 ICS LOW SKEW, 1-TO-16 DIFFERENTIAL-TO-3.3V LVPECL FANOUT BUFFER

MK LOW PHASE NOISE T1/E1 CLOCK GENERATOR. Features. Description. Block Diagram DATASHEET. Pullable Crystal

IDT9170B CLOCK SYNCHRONIZER AND MULTIPLIER. Description. Features. Block Diagram DATASHEET

ICS LOW PHASE NOISE CLOCK MULTIPLIER. Features. Description. Block Diagram DATASHEET

MK VCXO AND SET-TOP CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

ICS7152A SPREAD SPECTRUM CLOCK GENERATOR. Description. Features. Block Diagram. Product Lineup DATASHEET

FIELD PROGRAMMABLE DUAL OUTPUT SS VERSACLOCK SYNTHESIZER. Features VDD PLL1 PLL2 GND

MK2705 AUDIO CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

SERIALLY PROGRAMMABLE CLOCK SOURCE. Features

MK3711 LOW COST 8 TO 16 MHZ 3.3 VOLT VCXO. Features. Description. Block Diagram DATASHEET

Features. EXTERNAL PULLABLE CRYSTAL (external loop filter) FREQUENCY MULTIPLYING PLL 2

Low Skew, 1-to-4 Differential-to-3.3V LVPECL Fanout Buffer

ICS9P936. Low Skew Dual Bank DDR I/II Fan-out Buffer DATASHEET. Description. Pin Configuration

Transcription:

75MHZ, 3RD OVERTONE OSCILLATOR W/DUAL LVCMOS/LVTTL Systems, OUTPUTS Inc. DATA SHEET GENERAL DESCRIPTION The is a SAS/SATA dual output ICS LVCMOS/LVTTL oscillator and a member of the HiPerClockS HiperClocks family of high performance devices from ICS. The uses a 3 rd overtone crystal to provide a reference frequency of 75MHz. The has excellent phase jitter performance, over the 900kHz - 7.5MHz integration range. The is packaged in a small 8-pin TSSOP, making it ideal for use in systems with limited board space. FEATURES One LVCMOS/LVTTL output, 15Ω output impedence Crystal oscillator interface designed for 3 rd overtone 75MHz crystal frequency range: 53MHz - 80MHz RMS phase jitter @ 75MHz (900kHz - 7.5MHz): <15fs (typical) 3.3V or.5v operating supply -40 C to 85 C ambient operating temperature Available in both standard and lead-free RoHS-compliant packages BLOCK DIAGRAM PIN ASSIGNMENT Pullup OE 75MHz XTAL_IN XTAL_OUT 3 rd Overtone Crystal Oscillator 75MHz Q0 Q1 OE XTAL_IN XTAL_OUT GND 1 3 4 8 7 6 5 VDD nc Q0 Q1 8-Lead TSSOP 4.40mm x 3.0mm x 0.95mm package body G Package Top View The Preliminary Information presented herein represents a product in prototyping or pre-production. The noted characteristics are based on initial product characterization. Systems, Incorporated (ICS) reserves the right to change any circuitry or specifications without notice. 8303AGI www.icst.com/products/hiperclocks.html REV. B FEBRUARY 13, 006 IDT / ICS 75MHZ, 3RD OVERTONE OSCILLATOR W/DUAL LVCMOS/LVTTL 1 OUTPUTS 1

75MHZ, 3RD OVERTONE OSCILLATOR TABLE 1. PIN DESCRIPTIONS Number Name 1 OE, 3 XTAL_IN, XTAL_OUT 4 GND 5, 6 Q1, Q0 7 nc 8 NOTE: Pullup refers to Type Pullup Description enable pin. Standby Function Table. Crystal oscillator interface. XTAL_OUT is the output. Power supply ground P ower. LVCMOS/LVTTL interface levels. See XTAL_IN is the input, Table 3, O utput Single-ended clock outputs. LVCMOS/LVTTL interface levels. U nused No connect. P ower Power and output supply pin. internal input resistors. See Table, Pin Characteristics, for typical values. TABLE. PIN CHARACTERISTICS C IN R R PULLUP OUT Capacitance 4 pf Pullup Resistor 100 kω Impedance = 3.6V 15 Ω =.65V TBD Ω TABLE 3. STANDBY FUNCTION TABLE Control High s OE Q0, Q1 (open) Low fo High Impedance Oscillator Nornal Operation Stopped 8303AGI www.icst.com/products/hiperclocks.html REV. B FEBRUARY 13, 006 IDT / ICS 75MHZ, 3RD OVERTONE OSCILLATOR

75MHZ, 3RD OVERTONE OSCILLATOR ABSOLUTE MAXIMUM RATINGS Supply Voltage, 4.6V s, V I -0.5V to + 0.5 V s, V O -0.5V to + 0.5V Package Thermal Impedance, θ JA 101.7 C/W (0 m) Storage Temperature, T STG -65 C to 150 C NOTE: Stresses beyond those listed under Absolute Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability. TABLE 4A. POWER SUPPLY DC CHARACTERISTICS, = 3.3V±0.3V, TA = -40 C TO 85 C I DD ower Supply Voltage Power Supply Current ) D D.. TB. P 3 0 3 3 3 6 V OE = V ( output enabled D ma TABLE 4A. POWER SUPPLY DC CHARACTERISTICS, =.5V±5%, TA = -40 C TO 85 C I DD ower Supply Voltage Power Supply Current.37. TB.6 P 5 5 5 V OE = V ( output enabled D ma ) D D TABLE 4B. LVCMOS/LVTTL DC CHARACTERISTICS, = 3.3V±0.3V OR.5V±5%, TA = -40 C TO 85 C V IH V IL I IH I IL High Voltage Low Voltage High Current Low Current V OH High Voltage; NOTE 1 V OL Low Voltage; NOTE 1 NOTE 1: s terminated with 50Ω to V " Load " diagrams. = 3.3V + 0. 3 V =.5V 1. 7 + 0. 3 V = 3.3V -0. 3 0. 8 V =.5V -0. 3 0. 7 V = V IN = 3.6V or.65v 5 µ A = 3.6V or.65v, V = 0V IN -150 µ A = 3.6V. 6 V =.65V 1. 8 V = 3.6V or.65v 0. 5 V /. See Measurement Information Section, D D 8303AGI www.icst.com/products/hiperclocks.html REV. B FEBRUARY 13, 006 3 IDT / ICS 75MHZ, 3RD OVERTONE OSCILLATOR 3

75MHZ, 3RD OVERTONE OSCILLATOR TABLE 5. CRYSTAL CHARACTERISTICS (NOTE 1) Mode of Oscillation 3 rd Overtone 53 75 80 MHz Equivalent Series Resistance (ESR) 60 Ω Tolerance ± 30 Stability Over Operating Temperature Range ± 30 Load Capacitance (C ); NOTE L 18 pf Shunt Capacitance (C ) 7 pf O Aging for 5 Years ± 15 Drive Level 1 mw NOTE 1: Using an HC49/US SMD package, the parameters shown above target ±100 accuracy. NOTE : See C rystal Interface in the Application Information Section. TABLE 6A. AC CHARACTERISTICS, = 3.3V±0.3V, TA = -40 C TO 85 C f OUT t jit(ø) 53 75 80 MHz RMS Phase Jitter, Random; fout = 75MHz, NOTE 1 (Integration Range: 900kHz-7.5MHz) < 15 fs Deterministic Jitter; NOTE 0. t DJ t RJ andom Jitter; NOTE t RMS R 3 RMS of Total Distribution ( σ ); NOTE 3 Peak-to-Peak Jitter; NOTE 5 Accumulated Jitter ( σ ); NOTE n = to 50000 cycles 4 t p-p tacc tsk(o) Skew; NOTE 3, 4 5 Δf/ f O Stability; NOTE 5 ± 10 t OSC t R Oscillation Start Up Time 10 ms / t O utput Rise/Fall Time 0% to 80% 350 F odc Duty Cycle 50 % NOTE 1: Measured using Aeroflex PN9500. NOTE : Measured using Wavecrest SIA-3000. NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at V /. D D NOTE 4: These parameters are guaranteed by characterization. Not tested in production. NOTE 5: This is the frequency error contributed by the oscillator and must be added to the frequency timing error from the crystal to obtain the total frequency stability. See F requency Stability in the Application Information Section. 8303AGI www.icst.com/products/hiperclocks.html REV. B FEBRUARY 13, 006 4 IDT / ICS 75MHZ, 3RD OVERTONE OSCILLATOR 4

75MHZ, 3RD OVERTONE OSCILLATOR TABLE 6B. AC CHARACTERISTICS, =.5V±5%, TA = -40 C TO 85 C f OUT t jit(ø) 53 75 80 MHz RMS Phase Jitter, Random; fout = 75MHz, NOTE 1 (Integration Range: 900kHz-7.5MHz) TBD fs Deterministic Jitter; NOTE 0. t DJ t RJ andom Jitter; NOTE t RMS R 3 RMS of Total Distribution ( σ ); NOTE 3 Peak-to-Peak Jitter; NOTE 5 Accumulated Jitter ( σ ); NOTE n = to 50000 cycles 4 t p-p tacc tsk(o) Skew; NOTE 3, 4 Δf/ f O Stability; NOTE 5 ± 10 t OSC t R Oscillation Start Up Time / t O utput Rise/Fall Time 0% to 80% 400 F odc Duty Cycle 50 % NOTE 1: Measured using Aeroflex PN9500. NOTE : Measured using Wavecrest SIA-3000. NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at V /. D D NOTE 4: These parameters are guaranteed by characterization. Not tested in production. NOTE 5: This is the frequency error contributed by the oscillator and must be added to the frequency timing error from the crystal to obtain the total frequency stability. See F requency Stability in the Application Information Section. TBD TBD ms 8303AGI www.icst.com/products/hiperclocks.html REV. B FEBRUARY 13, 006 5 IDT / ICS 75MHZ, 3RD OVERTONE OSCILLATOR 5

75MHZ, 3RD OVERTONE OSCILLATOR PARAMETER MEASUREMENT INFORMATION 1.65V ± 0.15V Phase Noise Plot LVCMOS Qx SCOPE Noise Power Phase Noise Mask GND Offset f 1 f -1.65V ± 0.15V RMS Jitter = Area Under the Masked Phase Noise Plot 3.3V OUTPUT LOAD AC TEST CIRCUIT RMS PHASE JITTER Q0, Q1 80% 80% t PW t PERIOD 0% Clock s t R t F 0% odc = t PW t PERIOD x 100% OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD OUTPUT RISE/FALL TIME 8303AGI www.icst.com/products/hiperclocks.html REV. B FEBRUARY 13, 006 6 IDT / ICS 75MHZ, 3RD OVERTONE OSCILLATOR 6

75MHZ, 3RD OVERTONE OSCILLATOR APPLICATION INFORMATION FREQUENCY STABILITY The table shown below provides a basic guideline in selecting the proper quartz crystal that meets a timing budget of ±100. For more information on selecting the proper crystal, see the application note, Crystal Timing Budget and Accuracy for FemtoClock. Tolerance ± 30 Stability ± 30 Aging for 5 Years ± 15 rd Accuracy of 3 Overtone Oscillator ± 10 Load Capacitance Accuracy ± 3 Total Overall Timing Error ± 88 RECOMMENDATIONS FOR UNUSED OUTPUT PINS OUTPUTS: LVCMOS OUTPUT: All unused LVCMOS output can be left floating. We recommend that there is no trace attached. 8303AGI www.icst.com/products/hiperclocks.html REV. B FEBRUARY 13, 006 7 IDT / ICS 75MHZ, 3RD OVERTONE OSCILLATOR 7

75MHZ, 3RD OVERTONE OSCILLATOR RELIABILITY INFORMATION TABLE 7. θ JA VS. AIR FLOW TABLE FOR 8 LEAD TSSOP θ JA by Velocity (Meters per Second) 0 1.5 Multi-Layer PCB, JEDEC Standard Boards 101.7 C/W 90.5 C/W 89.8 C/W TRANSISTOR COUNT The transistor count for is: 83 8303AGI www.icst.com/products/hiperclocks.html REV. B FEBRUARY 13, 006 8 IDT / ICS 75MHZ, 3RD OVERTONE OSCILLATOR 8

75MHZ, 3RD OVERTONE OSCILLATOR PACKAGE OUTLINE - G SUFFIX FOR 8 LEAD TSSOP TABLE 8. PACKAGE DIMENSIONS SYMBOL Millimeters N 8 A -- 1.0 A1 0.05 0.15 A 0.80 1.05 b 0.19 0.30 c 0.09 0.0 D.90 3.10 E 6.40 BASIC E1 4.30 4.50 e 0.65 BASIC L 0.45 0.75 α 0 8 aaa -- 0.10 Reference Document: JEDEC Publication 95, MO-153 8303AGI www.icst.com/products/hiperclocks.html REV. B FEBRUARY 13, 006 9 IDT / ICS 75MHZ, 3RD OVERTONE OSCILLATOR 9

75MHZ, 3RD OVERTONE OSCILLATOR TABLE 9. ORDERING INFORMATION Part/Order Number ICS8303AGI ICS8303AGIT ICS8303AGILF ICS8303AGILFT NOTE: Parts Marking Package Shipping Packaging 303AI 8 lead TSSOP tube Temperature -40 C to 85 C 303AI 8 lead TSSOP 500 tape & reel -40 C to 85 C 03AIL 8 lead "Lead-Free" TSSOP tube -40 C to 85 C 03AIL 8 lead "Lead-Free" TSSOP 500 tape & reel -40 C to 85 C that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant. The aforementioned trademark, HiPerClockS is a trademark of or its subsidiaries in the United States and/or other countries. While the information presented herein has been checked for both accuracy and reliability, Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments. 8303AGI www.icst.com/products/hiperclocks.html REV. B FEBRUARY 13, 006 10 IDT / ICS 75MHZ, 3RD OVERTONE OSCILLATOR 10

ICS5 ICS650-40A FIELD ETHERNET 75MHZ, PROGRAMMABLE 3RD SWITCH OVERTONE CLOCK OSCILLATOR DUAL SOURCE OUTPUT W/DUAL SS VERSACLOCK LVCMOS/LVTTL SYNTHESIZER OUTPUTS Innovate with IDT and accelerate your future networks. Contact: www.idt.com For Sales 800-345-7015 408-84-800 Fax: 408-84-775 For Tech Support clockhelp@idt.com 408-84-800 Corporate Headquarters Device Technology, Inc. 604 Silver Creek Valley Road San Jose, CA 95138 United States 800 345 7015 +408 84 800 (outside U.S.) Asia Pacific and Japan Device Technology Singapore (1997) Pte. Ltd. Reg. No. 199707558G 435 Orchard Road #0-03 Wisma Atria Singapore 38877 +65 6 887 5505 Europe IDT Europe, Limited Prime House Barnett Wood Lane Leatherhead, Surrey United Kingdom KT 7DE +44 137 363 339 006 Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT and the IDT logo are trademarks of Device Technology, Inc. Accelerated Thinking is a service mark of Device Technology, Inc. All other brands, product names and marks are or may be trademarks or registered trademarks used to identify products or services of their respective owners. Printed in USA XX-XXXX-XXXXX