March 4-7, 2018 Hilton Phoenix / Mesa Hotel Mesa, Arizona Archive

Similar documents
March 4-7, 2018 Hilton Phoenix / Mesa Hotel Mesa, Arizona Archive

March 4-7, 2018 Hilton Phoenix / Mesa Hotel Mesa, Arizona Archive

March 4-7, 2018 Hilton Phoenix / Mesa Hotel Mesa, Arizona Archive

March 5-8, 2017 Hilton Phoenix / Mesa Hotel Mesa, Arizona Archive Session 8

March 4-7, 2018 Hilton Phoenix / Mesa Hotel Mesa, Arizona Archive

October Suzhou - Shenzhen, China. Archive TestConX - Image: Breath10/iStock

March 5-8, 2017 Hilton Phoenix / Mesa Hotel Mesa, Arizona Archive Session 1

March 4-7, 2018 Hilton Phoenix / Mesa Hotel Mesa, Arizona Archive

March 5-8, 2017 Hilton Phoenix / Mesa Hotel Mesa, Arizona Archive Session 3

March 4-7, 2018 Hilton Phoenix / Mesa Hotel Mesa, Arizona Archive

March 6-9, 2016 Hilton Phoenix / Mesa Hotel Mesa, Arizona Archive- Session 4

Tuesday 3/11/14 1:30pm

Proceedings. BiTS Shanghai October 21, Archive - Session BiTS Workshop Image: Zhu Difeng/Dollar Photo Club

ARCHIVE Simple and Effective Contact Pin Geometry Bert Brost, Marty Cavegn Nuwix Technologies

March 6-9, 2016 Hilton Phoenix / Mesa Hotel Mesa, Arizona Archive- Session 8

Optimization of Wafer Level Test Hardware using Signal Integrity Simulation

Archive 2017 BiTS Workshop- Image: Easyturn/iStock

Archive 2017 BiTS Workshop- Image: Easyturn/iStock

Proceedings. BiTS Shanghai October 21, Archive - Session BiTS Workshop Image: Zhu Difeng/Dollar Photo Club

T est POST OFFICE BOX 1927 CUPERTINO, CA TEL E P H ONE (408) FAX (408) ARIES ELECTRONICS

Lecture 5: Dynamic Link

Aries CSP microstrip socket Cycling test

A Simplified QFN Package Characterization Technique

Measurements with Scattering Parameter By Joseph L. Cahak Copyright 2013 Sunshine Design Engineering Services

Aries Center probe CSP socket Cycling test

Aries Kapton CSP socket

Agilent Technologies High-Definition Multimedia

Schematic-Level Transmission Line Models for the Pyramid Probe

This is a preview - click here to buy the full publication

ARCHIVE Contactor Selection Criteria Overview for RF Component Testing James Migliaccio, Ph.D RF Microdevices

Aries Kapton CSP socket Cycling test

Source: Nanju Na Jean Audet David R Stauffer IBM Systems and Technology Group

Aries QFP microstrip socket

Custom Interconnects Fuzz Button with Hardhat Test Socket/Interposer 1.00 mm pitch

Improving CDM Measurements With Frequency Domain Specifications

Flip-Chip for MM-Wave and Broadband Packaging

Microwave Metrology -ECE 684 Spring Lab Exercise T: TRL Calibration and Probe-Based Measurement

ME1000 RF Circuit Design. Lab 4. Filter Characterization using Vector Network Analyzer (VNA)

High Speed Characterization Report

High Frequency. ECT-CPG com shop ECT-CPG com

5 ESSENTIAL HINTS TO IMPROVE Millimeter-wave Network Analysis

CHAPTER 4. Practical Design

Advanced Product Design & Test for High-Speed Digital Devices

Probing Techniques for Signal Performance Measurements in High Data Rate Testing

Data Sheet. ACFF-1024 ISM Bandpass Filter ( MHz) Description. Features. Specifications. Functional Block Diagram.

By Cesar A. Morales-Silva, University of South Florida, and Lawrence Dunleavy, Rick Connick, Modelithics, Inc.

A PROBE TECHNOLOGY FOR 110+ GHZ INTEGRATED CIRCUITS WITH ALUMINUM PADS

On-Wafer Noise Parameter Measurements using Cold-Noise Source and Automatic Receiver Calibration

Design and experimental realization of the chirped microstrip line

IVCAD VNA Base Load Pull with Active/Hybrid Tuning. Getting Started v3.5

Laboratory Assignment: EM Numerical Modeling of a Monopole

Burn-in & Test Socket Workshop

Signal Integrity Modeling and Measurement of TSV in 3D IC

DESIGN AND PERFORMANCE ANALYSIS OF RADIO FREQUENCY MEANDERED-LINE MICROSTRIPS

Semiconductor. Test Capabilities

Physical Test Setup for Impulse Noise Testing

Vector Network Analysis

Design and Modeling of Through-Silicon Vias for 3D Integration

ARCHIVE 2012 ANALYZE THIS

How to anticipate Signal Integrity Issues: Improve my Channel Simulation by using Electromagnetic based model

7. Experiment K: Wave Propagation

Bill Ham Martin Ogbuokiri. This clause specifies the electrical performance requirements for shielded and unshielded cables.

Determination of Uncertainty for Dielectric Properties Determination of Printed Circuit Board Material

Internal Model of X2Y Chip Technology

E/O and O/E Measurements with the 37300C Series VNA

For this example, the required filter order is five, to theoretically meet the specifications. This then equates to the required susceptances as:

A Solution of Test, Inspection and Evaluation for Blind Signal Waveform on a Board

Characterization Methodology for High Density Microwave Fixtures. Dr. Brock J. LaMeres, Montana State University

A NOVEL DUAL-BAND PATCH ANTENNA FOR WLAN COMMUNICATION. E. Wang Information Engineering College of NCUT China

Application Note 5525

Signal Integrity Modeling and Simulation for IC/Package Co-Design

CROSSTALK DUE TO PERIODIC PLANE CUTOUTS. Jason R. Miller, Gustavo Blando, Istvan Novak Sun Microsystems

Measuring PCB, Cable and Interconnect Impedance, Dielectric Constants, Velocity Factor, and Lengths

RF Board Design for Next Generation Wireless Systems

High Speed Characterization Report

Experimental Analysis of Via-hole-ground Effects in Microwave Integrated Circuits at X-band

Frequency-Domain Characterization of Power Distribution Networks

Controlled Impedance Line Designer


A New Noise Parameter Measurement Method Results in More than 100x Speed Improvement and Enhanced Measurement Accuracy

Millimeter- and Submillimeter-Wave Planar Varactor Sideband Generators

AV3672 Series Vector Network Analyzer

Operation of Microwave Precision Fixed Attenuator Dice up to 40 GHz

Time-Domain Response of Agilent InfiniiMax Probes and Series Infiniium Oscilloscopes

Co-Planar Waveguide (Driven Terminal)

Keysight Technologies S93011A Enhanced Time Domain Analysis with TDR. Technical Overview

The Design & Test of Broadband Launches up to 50 GHz on Thin & Thick Substrates

Coaxial TRL Calibration Kits for Network Analyzers up to 40 GHz

On Wafer Load Pull and Noise Measurements using Computer Controlled Microwave Tuners

A 1.1V 150GHz Amplifier with 8dB Gain and +6dBm Saturated Output Power in Standard Digital 65nm CMOS Using Dummy-Prefilled Microstrip Lines

3D IC-Package-Board Co-analysis using 3D EM Simulation for Mobile Applications

Labs. Introduction. Specialty Family

ARCHIVE Gert Hohenwarter, Ph.D. President Gatewave Northern, Inc. ABSTRACT

RF and Microwave Test and Design Roadshow 5 Locations across Australia and New Zealand

SIGNAL INTEGRITY ANALYSIS AND MODELING

Data Sheet. ACMD-7409 Miniature PCS Band Duplexer. Features. Description. Specifications. Applications. Functional Block Diagram

License to Speed: Extreme Bandwidth Packaging

Microwave Characterization and Modeling of Multilayered Cofired Ceramic Waveguides

ELC 4383 RF/Microwave Circuits I Laboratory 7: Microstrip Coupled-Line Coupler

Freescale Semiconductor, I

Transcription:

March 4-7, 2018 Hilton Phoenix / Mesa Hotel Mesa, Arizona Archive 2018 BiTS Workshop Image: pilgrims49 / istock

COPYRIGHT NOTICE The presentation(s)/poster(s) in this publication comprise the Proceedings of the 2018 BiTS Workshop. The content reflects the opinion of the authors and their respective companies. They are reproduced here as they were presented at the 2018 BiTS Workshop. This version of the presentation or poster may differ from the version that was distributed in hardcopy & softcopy form at the 2018 BiTS Workshop. The inclusion of the presentations/posters in this publication does not constitute an endorsement by BiTS Workshop or the workshop s sponsors. There is NO copyright protection claimed on the presentation/poster content by BiTS Workshop. However, each presentation/poster is the work of the authors and their respective companies: as such, it is strongly encouraged that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author(s) or their companies. The BiTS logo and are trademarks of BiTS Workshop. All rights reserved.

Application of Uncertainty Quantification in RF Simulations of Test Socket Noah Weichselbaum Ph.D., PE Frank Zhou Ph.D. Resty Querubin Conference Ready mm/dd/2014 Smiths Interconnect BiTS Workshop March 4-7, 2018

Introduction Contents Experimental Measurements for Verification Data Set Setup of 3D EM Simulations for IC chip test sockets DaVinci 35G Implementation of mechanical tolerances and coupling of mechanical FEA with EM simulations Need for frequency dependent material measurements DaVinci 45G Application of simulations with uncertainty quantification to new low return loss single end probe design Summary and Future Work Application of Uncertainty Quantification in RF Simulations of Test Socket 2

Introduction The objective of this work was to develop a more robust simulation tool for designing new high speed interconnects. Designs focused on are Smiths Interconnect impedance controlled sockets: DaVinci 35G capable to 20 Gbps Insertion Loss @ -1 db > 35 GHz Return Loss @ -10 db > 35 GHz DaVinci 45G capable to 26 Gbps Insertion Loss @ -1 db > 40 GHz Return Loss @ -10 db > 40 GHz Application of Uncertainty Quantification in RF Simulations of Test Socket 3

Introduction Benefit of impedance controlled probes for high speed applications: Pitch and location of grounds have greatly reduced impact on impedance. Socket material does not impact impedance due to Smiths Interconnect proprietary material. To demonstrate this six 3D EM simulations are presented with the following patterns (3 w/ standard socket and 3 w/ impedance controlled): DaVinci 45G - Impedance Controlled G G G S G G G G G S G G G G G S G G G G G Edge Corner Center Application of Uncertainty Quantification in RF Simulations of Test Socket 4

Introduction Single End Return Loss Single End Insertion Loss Legend: Standard Socket Edge Standard Socket Corner Standard Socket Center DaVinci 45G Socket Edge DaVinci 45G Socket Corner DaVinci 45G Socket Center Application of Uncertainty Quantification in RF Simulations of Test Socket 5

Introduction Use of worst case tolerance stack analysis or Monte Carlo simulations are common tools for mechanical designers. Example presented is alignment of BGA DUT in an interconnect pocket with worst case tolerance stack σ = T i σ = D 1 + D 1,tol + H 1 + H tol + F true pos + H true pos + F + F 2 tol + J tol J + BP tol + C tol Application of similar analysis for mechanical properties to RF - Attenuation per length (α) through a uniform transmission line can be estimated with the following first order approximations: α db = α conductor + α dielectric α conductor = 36 f wz o α dielectric = 2.3ftan(δ) ε r Application of Uncertainty Quantification in RF Simulations of Test Socket 6

Experimental Measurement Setup Each signal/return configuration is measured on an Agilent VNA utilizing Smiths Interconnect designed fixtures to characterize the S-parameters through 67 GHz. The fixture influence is de-embedded from the S-parameter result to determine the S-parameters for the socket only. Have conducted measurement-to-measurement verification with measurements from an outside lab using the same socket Data presented here for DaVinci 35G but limited to 20 GHz due to proprietary nature, validated performance to 37 GHz by outside lab ~4mm Application of Uncertainty Quantification in RF Simulations of Test Socket 7

Magnitude [db] BiTS 2018 DaVinci 35G Measurement Verification Data Set Single End Return Loss Single End Insertion Loss Legend: Measured Data Application of Uncertainty Quantification in RF Simulations of Test Socket 8

3D EM Simulation Setup 3D geometry setup in test condition in Solidworks TM and imported directly to ANSYS HFSS TM. Geometry is parameterized in Solidworks TM to allow for sensitivity study of manufacturing tolerances impact on RF performance. Material properties and boundary conditions assigned and frequency sweep analyzed for setup. For parameterization chose to assess worst case tolerance stack up instead of statistical analysis with Monte Carlo Simulation Solidworks setup HFSS setup Application of Uncertainty Quantification in RF Simulations of Test Socket 9

Magnitude [db] BiTS 2018 Comparison of Measured Data w/ Simulation with Nominal Dimensions for Probe and Cavity Single End Return Loss Single End Insertion Loss Legend: Measured Data Baseline Simulation Application of Uncertainty Quantification in RF Simulations of Test Socket 10

Magnitude [db] BiTS 2018 Simulation Results for Best and Worst Case Based on Parameterization of Probe and Cavity Tolerances Single End Return Loss Single End Insertion Loss Legend: Measured Data Baseline Simulation Simulation with optimum performance Simulation with worst case performance Application of Uncertainty Quantification in RF Simulations of Test Socket 11

Implementation of Mechanical FEA Simulations in 3D EM Simulation Mechanical FEA simulations conducted in Solidworks CosmosWorks. Utilized to determine maximum stress and deflection within the socket during the worst case scenario which will be when the socket is in the preload condition. Deflection of socket then implemented in 3D EM simulation. Application of Uncertainty Quantification in RF Simulations of Test Socket 12

Magnitude [db] BiTS 2018 Simulation Results with Implementation of Mechanical FEA Results Single End Return Loss Single End Insertion Loss Legend: Measured Data Baseline Simulation Simulation with optimum performance Simulation with worst case and FEA deflection Application of Uncertainty Quantification in RF Simulations of Test Socket 13

Assessment of Probe Tilt from Cartridge Alignment and FEA Analysis Utilized information from the FEA analysis coupled with worst case tolerance stack analysis where cavity alignment is taken into consideration. Impact of allowable probe tilt from this worst case tolerance analysis presented. Application of Uncertainty Quantification in RF Simulations of Test Socket 14

Magnitude [db] BiTS 2018 Simulation Results with Implementation of Mechanical FEA Results and Probe Tilt Single End Return Loss Single End Insertion Loss Legend: Measured Data Baseline Simulation Simulation with optimum performance Sim with worst case, FEA deflect, & Probe Tilt Application of Uncertainty Quantification in RF Simulations of Test Socket 15

Impact of Frequency Dependent Dielectric Properties on DaVinci 45G DaVinci 35G: Coaxial Structure DaVinci 45G: Optimized Coaxial Structure Application of Uncertainty Quantification in RF Simulations of Test Socket 16

Magnitude [db] BiTS 2018 Impact of Frequency Dependent Dielectric Properties on DaVinci 45G Single End Return Loss Single End Insertion Loss Legend: Measured Data Baseline Simulation Simulation with uncertainty for mechanical performance Simulation with uncertainty for mechanical performance and frequency dependent material properties* α dielectric = 2.3ftan(δ) ε r * Frequency dependent data for materials through 20 GHz from 2003 BiTS presentation by Mroczkowski, J. Application of Uncertainty Quantification in RF Simulations of Test Socket 17

Implementation of Uncertainty Analysis for Development of Low Return Loss Single End Probe Design Single End Return Loss Legend: Measured Data Simulation Data Application of Uncertainty Quantification in RF Simulations of Test Socket 18

Summary and Future Work Benefits of parameterized studies in HFSS to better understand impact of uncertainty for both mechanical tolerance and material properties. Application of unilateral tolerances typical for mechanical fit to RF performance Clear need for frequency dependent measurements of material properties to have successful simulations at higher frequency. Smiths Interconnect test lab in process of developing these capabilities. α dielectric = 2.3ftan(δ) ε r Utilizing these design techniques for development of next generation high frequency test sockets. Application of Uncertainty Quantification in RF Simulations of Test Socket 19