EE 508 Lecture 28. Integrator Design. Alaising in SC Circuits Elimination of redundant switches Switched Resistor Integrators

Similar documents
EE 508 Lecture 28. Nonideal Effects in Switched Capacitor Circuits. Charge Injection Alaising Redundant Switch Removal Matching

EE 435 Switched Capacitor Amplifiers and Filters. Lab 7 Spring 2014 R 2 V OUT V IN. (a) (b)

Switched Capacitor Concepts & Circuits

SWITCHED CAPACITOR CIRCUITS

EE 330 Lecture 20. Operating Points for Amplifier Applications Amplification with Transistor Circuits Small Signal Modelling

System on a Chip. Prof. Dr. Michael Kraft

Chapter 13: Introduction to Switched- Capacitor Circuits

INF4420 Switched capacitor circuits Outline

INF4420. Switched capacitor circuits. Spring Jørgen Andreas Michaelsen

Outline. Noise and Distortion. Noise basics Component and system noise Distortion INF4420. Jørgen Andreas Michaelsen Spring / 45 2 / 45

Lecture 3 Switched-Capacitor Circuits Trevor Caldwell

EE247 Lecture 9. Sampling Sine Waves Frequency Spectrum

EE 508. Lecture 39. Current Mode Filters

Design Switched Capacitor Filter Sub Circuit Using Tanner EDA Tool

Tuesday, March 22nd, 9:15 11:00

Switched-Current Circuits

Experiment 1: Amplifier Characterization Spring 2019

Lesson number one. Operational Amplifier Basics

Analog Electronics. Lecture. Op-amp Circuits and Active Filters. Muhammad Amir Yousaf

EE 508 Lecture 1. Introduction to Course

CENG4480 Lecture 04: Analog/Digital Conversions

Operational Amplifier as A Black Box

Tuesday, March 29th, 9:15 11:30

Using High Speed Differential Amplifiers to Drive Analog to Digital Converters

Fundamentals of Data Converters. DAVID KRESS Director of Technical Marketing

Chapter 13 Oscillators and Data Converters

EE 230 Lecture 23. Nonlinear Op Amp Applications - waveform generators

EE 330 Laboratory 8 Discrete Semiconductor Amplifiers

A simple time domain approach to noise analysis of switched capacitor circuits

Active Filters - Revisited

EE247 Lecture 6. Frequency tuning for continuous-time filters

Applied Electronics II

Test Your Understanding

EE 3305 Lab I Revised July 18, 2003

EE 435 Lecture 15. Two-Stage Op Amp Design

About the Tutorial. Audience. Prerequisites. Copyright & Disclaimer. Linear Integrated Circuits Applications

Analog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem

Charge Pumps: An Overview

ECE 442 Solid State Devices & Circuits. 15. Differential Amplifiers

EE 230 Lecture 39. Data Converters. Time and Amplitude Quantization

EE 435. Lecture 6: Current Mirrors Signal Swing

EE 230 Lecture 19. Nonideal Op Amp Characteristics. Offset Voltage Common-mode input range Compensation

TWO AND ONE STAGES OTA

Differential Amplifier : input. resistance. Differential amplifiers are widely used in engineering instrumentation

C H A P T E R 5. Amplifier Design

10. Chapter: A/D and D/A converter principles

Inverting input R 2. R 1 Output

Final Report. May 5, Contract: N M Prepared for: Dr. Ignacio Perez. Office of Naval Research. 800 N.

Introduction to Analog Interfacing. ECE/CS 5780/6780: Embedded System Design. Various Op Amps. Ideal Op Amps

Yet, many signal processing systems require both digital and analog circuits. To enable

Experiments #7. Operational Amplifier part 1

CHARACTERIZATION OF OP-AMP

Chapter 14 Operational Amplifiers

Assist Lecturer: Marwa Maki. Active Filters

1) Consider the circuit shown in figure below. Compute the output waveform for an input of 5kHz

An Overview of Linear Systems

Differential Amplifiers

Electronic Circuits for Mechatronics ELCT 609 Lecture 7: MOS-FET Amplifiers

Analog Filter and. Circuit Design Handbook. Arthur B. Williams. Singapore Sydney Toronto. Mc Graw Hill Education

EE 330 Laboratory 8 Discrete Semiconductor Amplifiers

Advanced Operational Amplifiers

Lecture 030 ECE4430 Review III (1/9/04) Page 030-1

Lecture 2: Non-Ideal Amps and Op-Amps

11. Chapter: Amplitude stabilization of the harmonic oscillator

IN the design of the fine comparator for a CMOS two-step flash A/D converter, the main design issues are offset cancelation

INF4420. Outline. Switched capacitor circuits. Switched capacitor introduction. MOSFET as an analog switch 1 / 26 2 / 26.

Mechatronics. Analog and Digital Electronics: Studio Exercises 1 & 2

Microelectronic Circuits - Fifth Edition Sedra/Smith Copyright 2004 by Oxford University Press, Inc.

Analog Circuits and Systems

ISSCC 2001 / SESSION 23 / ANALOG TECHNIQUES / 23.2

Analog and Telecommunication Electronics

Basic distortion definitions

EE247 Lecture 6. Summary Lecture 5

Poles and Zeros of H(s), Analog Computers and Active Filters

ELT 215 Operational Amplifiers (LECTURE) Chapter 5

ECE3204 D2015 Lab 1. See suggested breadboard configuration on following page!

Preliminary Exam, Fall 2013 Department of Electrical and Computer Engineering University of California, Irvine EECS 170B

CMOS Operational-Amplifier

Orister Corporation. LDO Thesis

Lecture 01 Operational Amplifiers Op-Amps Introduction

Analog and Telecommunication Electronics

Active Filter Design Techniques

Low-Voltage Wide Linear Range Tunable Operational Transconductance Amplifier

Introduction (cont )

UMAINE ECE Morse Code ROM and Transmitter at ISM Band Frequency

Lecture 7: Distortion Analysis

Tuesday, February 1st, 9:15 12:00. Snorre Aunet Nanoelectronics group Department of Informatics University of Oslo

Summary Last Lecture

EE 221 L CIRCUIT II. by Ming Zhu

Special-Purpose Operational Amplifier Circuits

Assignment 11. 1) Using the LM741 op-amp IC a circuit is designed as shown, then find the output waveform for an input of 5kHz

Second-Order Sigma-Delta Modulator in Standard CMOS Technology

EE 368 Electronics Lab. Experiment 10 Operational Amplifier Applications (2)

ENE/EIE 211 : Electronic Devices and Circuit Design II Lecture 1: Introduction

ECE315 / ECE515 Lecture 7 Date:

Electronics Lab. (EE21338)

Part I - Amplitude Modulation

Index. Small-Signal Models, 14 saturation current, 3, 5 Transistor Cutoff Frequency, 18 transconductance, 16, 22 transit time, 10

cosω t Y AD 532 Analog Multiplier Board EE18.xx Fig. 1 Amplitude modulation of a sine wave message signal

Switched capacitor circuitry

Transcription:

EE 508 Lecture 28 Integrator Design Alaising in S ircuits Elimination of redundant switches Switched Resistor Integrators

Review from last time The S integrator 1 1 I 0eq= f LK Observe this circuit has considerable parasitics Bc Tc d1 s1 d2 s2 T1 1 B1 1EQ = 1 + s1 + d2 + T1 Parasitic capacitors s1 + d2 + T1 difficult to accurately match Parasitic capacitors of THIS S integrator limit performance Other S integrators (discussed later) offer same benefits but are not affected by parasitic capacitors

Review from last time Switched-apacitor Issues What if T LK is not much-much smaller than T SIG? laim: The transfer function of any Switched-apacitor is a rational fraction in z with all coefficients in both the numerator and denominator determined totally by capacitor ratios H z = m i=0 n i=0 az i bz i i i

Review from last time What is really required for building a filter that has highperformance features? R onsider continuous-time and discrete-time integrators: 1 Differential Equation 1 Ts = - Rs Frequency domain: 0 Transfer function Time domain: 1 t VOUT t VOUT t0 VIN d R t Accurate control of polynomial coefficients in transfer function or accurate control of coefficients in the differential/difference equation needed for good filter performance Absence of over-ordering terms due to parasitics H z =- 1 z-1 Difference Equation (nt+t)= (nt)-( 1 /) (nt)

Review from last time Switched-apacitor Issues 1 Transfer function of any S filter of form: H z = m i=0 n i=0 az i bz i i i Switched-capacitor circuits have potential for good accuracy and attractive area irrespective of how T LK relates to T SIG But good layout techniques and appropriate area need to be allocated to realize this potential!

Review from last time Switched-apacitor Integrators Stray-Insensitive S Integrators 1 1 A V 1 OUT 1 φ 2 A Many different S filter structures have been proposed But most that are actually used are based upon these two circuits with the summing inputs or loss added as needed

Review from last time Switched-apacitor Integrators Effects of Op Amp limitations R 1 A 1 1 A 1 an be shown that for a given band-edge, the GB requirements for the S circuit are more relaxed than what is required for the corresponding Active R integrator

Review from last time Switched-apacitor Integrators 1 1 A 1 A 1 Switched-capacitor filters are characterized in the z-domain S filters have continuous-amplitude inputs but outputs valid only at discrete times Digital filters implemented with AD/DA approach have discrete amplitude and discrete time What effects does the discrete-time property of a S filter have on the filter performance?

onsider a signal and harmonically-related signals sin(ωt) sin(2ωt) Look at the second harmonically-related signal sin(3ωt) sin(4ωt)

onsider a signal and harmonically-related signals Sample with rising edges on the following clock (this could be Φ 1 for a S filter)

onsider a signal and harmonically-related signals Sample with rising edges on the following clock (this could be Φ 1 for a S filter) Now overlay the fundamental frequency signal on this sampled waveform At these sample points, the samples of the two signals are indistinguishable A similar observation will be observed if any of the other harmonically related signals are overlayed A switched-capacitor filter can not distinguish between a fundamental and the harmonics if the ratio of the clock frequency to the signal frequency is too low

onsider a signal and harmonically-related signals 1 A 1 This aliases high frequency inputs (signals, noise, or even distortion) down to lower frequencies where it is indistinguishable from the lower frequency inputs How can this problem be resolved?

Anti-aliasing filter often required to limit frequency content at input to S filters ontinuous-time Discrete-Time VIN t VINFILT t VOUT kt Anti-aliasing Switched- apacitor Does this completely negate the benefits of the S filter? Anti-aliasing filter not needed if input is already band limited Anti-aliasing filter often continuous-time and occasionally off-chip Linearity requirements of anti-aliasing filter in passband are high Good passband linearity can be practically attained Transition sharpness and accuracy typically very relaxed in the anti-aliasing filter Passive first-order anti-aliasing filter often adequate

Anti-aliasing filter often required to limit frequency content at input to S filters ontinuous-time Discrete-Time VIN t VINFILT t VOUT kt Anti-aliasing Switched- apacitor What are the band-edge requirements for the anti-aliasing filter? Band edge of filter should limit all signals (and noise) at frequencies that are not wanted What are S clock requirements? f LK must be at least twice the frequency of the signals that are to be passed by the S filter

Anti-aliasing filter often required to limit frequency content at input to S filters ontinuous-time Discrete-Time VIN t VINFILT t VOUT kt Anti-aliasing Switched- apacitor Signal Band Alias Frequencies f LK 2 f LK f f BE flk 2 Antialiasing f LK f Must only attenuate at frequencies where energy is above an unacceptable level in the alias band

Anti-aliasing filter often required to limit frequency content at input to S filters ontinuous-time Discrete-Time VIN t VINFILT t VOUT kt Anti-aliasing Switched- apacitor Signal Band Alias Frequencies f LK 2 f LK f Signal Band Alias Frequencies f LK relaxed anti-aliasing filter requirements 2 f LK f fbe flk f LK f

Anti-aliasing filter often required to limit frequency content at input to S filters ontinuous-time Discrete-Time VIN t VINFILT t VOUT kt Signal Band Anti-aliasing Switched- apacitor f LK 2 Alias Frequencies Why not just make the clock frequency >> signal band edge? Recall in the continuous-time R-S counterparts f 1 1 POLES flk R Since f POLES will be in the signal band (that is why we are building a filter) large f LK will require large capacitor ratios if f LK >>f POLES Large capacitor ratios not attractive on silicon (area and matching issues) High f LK creates need for high GB in the op amps (area,power, and noise increase) Often f LK /f POLES in the 10:1 range proves useful (20:1 to 5:1 typical) f LK f

Elimination of Redundant Switches Redundant Switches 1 1 1 1 Noninverting Input Noninverting Input 1 1 2 2 Noninverting Input Noninverting Input Switched-apacitor Input with Redundant Switches Switched-apacitor Input with Redundant Switches Removed Although developed from the concept of S-resistor equivalence, S circuits often have no Resistor-apacitor equivalents

Elimination of the Integration apacitor φ1 3 φ1 φ2 φ2 φ1 1 φ2 VIN VOUT φ2 φ1 Noninverting Input φ1 3 φ1 φ2 φ2 φ1 1 φ2 VIN VOUT φ2 φ1 Noninverting Input What happens if the integration capacitor is eliminated? Serves as a S amplifier with gain of A V = 1 / 2 S amplifiers and S summing amplifiers are widely used in filter and non-filter applications

Switched apacitor Amplifiers 2 1 φ1 2 1 Summing, Differencing, Inverting, and Noninverting S Amplifiers Widely Used Significant reduction in switches from what we started with by eliminating in S integrator Must be stray insensitive in most applications Outputs valid only during one phase

Switched apacitor Amplifiers 2 φ1 1 φ2 Output VIN φ2 VOUT Input A

Voltage Mode Integrators Active R (Feedback-based) MOSFET- (Feedback-based) OTA- TA- Switched apacitor Switched Resistor Other Structures Sometimes termed current mode Will discuss later

Switched-Resistor Voltage Mode Integrators Precharge X M 1 RFET P F Observe that if a triode-region MOS device is switched between a precharge circuit and a filter circuit (or integrator) and V GS is held constant, It will behave as a resistor while in the filter circuit M 1 Precharge P X F RFET R FET L μ W V -V OX GS T M 1 X F P Observe that if two such circuits are switched between a precharge circuit and a filter circuit (or integrator) and V GS is held constant, It will behave as a resistor in the filter circuit at all times

Switched-Resistor Voltage Mode Integrators REF M 1 f REF X RFET F F R FET Pretune ircuit M 1 X F F Switched-resistor integrator lock frequency need only be fast enough to prevent droop on X Minor overlap or non-overlap of clock plays minimal role in integrator performance Switched-resistors can be used for integrator resistor or to replace all resistors in any filter Pretune circuit can accurately establish R FET REF product proportional to f REF R FET product is given by REF and is thus RFET = RFET = RFETREF accurately controlled REF REF

Switched-Resistor Voltage Mode Integrators Precharge X M 1 RFET P F There are some modest nonlinearities in this MOSFET when operating in the triode region Precharge X M 1 M 2 X RFET P F Significant improvement in linearity by cross-coupling a pair of triode region resistors Perfectly cancels nonlinearities if square law model is valid for M 1 and M 2 Only modest additional complexity in the Precharge circuit

Switched-Resistor Voltage Mode Integrators Integrator Output with Perfect omplimentary locks Integrator Output with Nonoverlapping locks Integrator Output with Overlapping locks F P F P Aberrations are very small, occur very infrequently, and are further filtered Play almost no role on performance of integrator or filter

Switched-Resistor Voltage Mode Integrators REF f REF RFET RFET Pretune ircuit Switched-resistor integrator Accurate R FET products is possible Area reduced compared to Active R structure because R FET small Single pretune circuit can be used to calibrate large number of resistors lock frequency not fast and not critical (but accuracy of f REF is important) Since resistors are memoryless elements, no transients associated with switching Since filter is a feedback structure, speed limited by BW of op amp