AO7801 Dual P-Channel Enhancement Mode Field Effect Transistor

Similar documents
I D (at V GS =-4.5V) -4A R DS(ON) (at V GS = -1.8V) ESD protected V DS V GS -4 I D T A =70 C -3.5 I DM P D T J, T STG. R θjl

V DS. Pin 1 G1 D2. Maximum Drain-Source Voltage -12 Gate-Source Voltage Continuous Drain Current G Pulsed Drain Current C V GS I D I DM P D

V DS I D (at V GS =-4.5V) R DS(ON) (at V GS =-1.8V) D1 G2 Bottom

AO V Complementary MOSFET

Top View. Max n-channel Max p-channel Units Drain-Source Voltage V. Symbol V DS V GS ±12 I DM P D T J, T STG Maximum Junction-to-Lead

Top View S1 G1 S2 G2. Orderable Part Number Package Type Form Minimum Order Quantity AO4630 SO-8 Tape & Reel Symbol V DS ±12 V GS I D

V DS. 100% UIS Tested 100% R g Tested. Top View S2 G2 S1 G1

V DS D1/D2 V GS I D I DM P DSM W. T A =70 C 1 Junction and Storage Temperature Range T J, T STG

V DS I D (at V GS =10V) R DS(ON) (at V GS = 4.5V) 100% UIS Tested 100% R g Tested

V DS I D (at V GS =10V) R DS(ON) (at V GS =4.5V) 100% UIS Tested 100% R g Tested SOIC-8 D1. Top View. S2 Pin1

AON5802B Common-Drain Dual N-Channel Enhancement Mode Field Effect Transistor General Description

AO4433 P-Channel Enhancement Mode Field Effect Transistor

AO882 Electrical Characteristics (T J =2 C unless otherwise noted) Symbol Parameter Conditions Min Typ Max Units STATIC PARAMETERS BV DSS DrainSource

V DS I D (at V GS =-4.5V) -50A R DS(ON) (at V GS =-1.5V) 100% UIS Tested 100% R g Tested. DFN 3.3x3.3 EP D. Symbol V Gate-Source Voltage V GS I D

AON7422E 30V N-Channel MOSFET

AO4430 N-Channel Enhancement Mode Field Effect Transistor

AOD404 N-Channel Enhancement Mode Field Effect Transistor

AON V P-Channel MOSFET

V DS I D (at V GS =10V) R DS(ON) (at V GS =4.5V) 100% UIS Tested 100% R g Tested. Top View. Symbol Drain-Source Voltage 30 Gate-Source Voltage V GS

V DS. 100% UIS Tested 100% R g Tested. Symbol. Gate-Source Voltage Continuous Drain Current Pulsed Drain Current C V GS I DM T A =25 C I D

AOD454A N-Channel Enhancement Mode Field Effect Transistor

V DS I D (at V GS =10V) R DS(ON) (at V GS = 4.5V) 100% UIS Tested 100% R g Tested DFN5X6 D. Top View

AOD4132 N-Channel Enhancement Mode Field Effect Transistor

Symbol Drain-Source Voltage -30 Gate-Source Voltage Continuous Drain T A =25 C T A =70 C Pulsed Drain Current C V DS V GS

AON7400A 30V N-Channel MOSFET

V DS. 100% UIS Tested 100% R g Tested. Top View V GS -200 T A =25 C T A =70 C I DM I DSM I AS E AS P D P DSM T J, T STG

AON V P-Channel MOSFET

AOD414 N-Channel Enhancement Mode Field Effect Transistor

AOW V N-Channel MOSFET

AOD2910E 100V N-Channel MOSFET

V DS I D (at V GS =10V) R DS(ON) (at V GS =7V) 100% UIS Tested 100% R g Tested

AOL1414 N-Channel Enhancement Mode Field Effect Transistor

V DS I D (at V GS =10V) R DS(ON) (at V GS =4.5V) 100% UIS Tested 100% R g Tested DFN5X6 D. Top View

AON V N-Channel MOSFET

AOD V N-Channel MOSFET

AON7264E 60V N-Channel AlphaSGT TM

AON V N-Channel MOSFET

AOTF409 P-Channel Enhancement Mode Field Effect Transistor

V DS I D (at V GS =10V) R DS(ON) (at V GS =4.5V) 100% UIS Tested 100% Rg Tested

AOT2618L/AOB2618L/AOTF2618L

AONS V N-Channel AlphaSGT TM

AONS V N-Channel AlphaSGT TM

V DS I D (at V GS =10V) R DS(ON) (at V GS =4.5V) 100% UIS Tested 100% Rg Tested

Top View. Symbol Max n-channel Max p-channel Units Drain-Source Voltage Symbol

AONE V Dual Asymmetric N-Channel MOSFET

V DS -20V I D (at V GS =-4.5V) R DS(ON) (at V GS = -1.8V) ESD protected TSOP6 D. Top View. Drain-Source Voltage -20 V

I D (at V GS =10V) 2.8A. R DS(ON) (at V GS =10V) < 4.8Ω. 100% UIS Tested! 100% R g Tested!

AOTL V N-Channel AlphaSGT TM

AOTF5N50FD. 500V, 5A N-Channel MOSFET with Fast Recovery Diode. V DS I D (at V GS =10V) R DS(ON) (at V GS =10V)

AOE V Dual Asymmetric N-Channel AlphaMOS

AOL1454G 40V N-Channel AlphaSGT TM

AOL1422 N-Channel Enhancement Mode Field Effect Transistor

AOP608 Complementary Enhancement Mode Field Effect Transistor

AON V P-Channel MOSFET

AOTF7N60FD. 600V, 7A N-Channel MOSFET with Fast Recovery Diode. V DS I D (at V GS =10V)

V DS I D (at V GS =10V) R DS(ON) (at V GS =10V) 100% UIS Tested 100% R g Tested. TO-262F Bottom View. Top View G D S S G. Symbol

Top View DFN5X6D PIN1 V DS V GS I D I DM I DSM I AS. 100ns V SPIKE 31 P D 12 P DSM. Junction and Storage Temperature Range T J, T STG

AOW10T60P/AOWF10T60P 600V,10A N-Channel MOSFET

AOT12N60FD/AOB12N60FD/AOTF12N60FD

AOTF9N V, 9A N-Channel MOSFET. V DS I D (at V GS =10V) R DS(ON) (at V GS =10V) < 1.3Ω

V DS I D (at V GS =10V) R DS(ON) (at V GS =10V) < 0.51Ω. 100% UIS Tested 100% R g Tested. Top View TO-220F. Symbol

AOD407 P-Channel Enhancement Mode Field Effect Transistor

600V 39A α MOS TM Power Transistor. V T j,max I DM. Symbol V DS V GS I D I AR E AR E AS P D. dv/dt T J, T STG T L

AOT12N65/AOTF12N65/AOB12N65

AO4912 Asymmetric Dual N-Channel Enhancement Mode Field Effect Transistor

V T j,max. I DM R DS(ON),max < 0.19Ω Q g,typ E 400V. 100% UIS Tested 100% R g Tested G D S S. Package Type TO-220F Green.

AOT14N50/AOB14N50/AOTF14N50

AOW V N-Channel MOSFET

AO3408 N-Channel Enhancement Mode Field Effect Transistor

600V 37A αmos TM Power Transistor. V T j,max I DM. 100% UIS Tested 100% R g Tested S G G AOB42S60L

AOT20S60L/AOB20S60L/AOTF20S60L/AOTF20S60

AO4728L N-Channel Enhancement Mode Field Effect Transistor

AOK40N30 300V,40A N-Channel MOSFET

V DS I D (at V GS =10V) R DS(ON) (at V GS =10V) < 0.056Ω. 100% UIS Tested 100% R g Tested. Symbol. Symbol

V DS I D (at V GS =10V) R DS(ON) (at V GS = 4.5V) 100% UIS Tested 100% R g Tested. Top View 5 G

V DS I D (at V GS =10V) R DS(ON) (at V GS =10V) < 0.37Ω. 100% UIS Tested 100% R g Tested TO-220F. Symbol

AO6801 Dual P-Channel Enhancement Mode Field Effect Transistor

AO3401 P-Channel Enhancement Mode Field Effect Transistor

AOTF380A60L/AOT380A60L

AOT460 N-Channel Enhancement Mode Field Effect Transistor

AOD436 N-Channel Enhancement Mode Field Effect Transistor

AO3160E 600V,0.04A N-Channel MOSFET

V DS I D (at V GS =10V) R DS(ON) (at V GS =10V) < 0.37Ω. 100% UIS Tested 100% R g Tested. Symbol. Symbol

AO V P-Channel MOSFET V DS. -60V I D (at V GS =-10V) -4A R DS(ON) (at V GS = -4.5V)

AOD405 P-Channel Enhancement Mode Field Effect Transistor

AOD410 N-Channel Enhancement Mode Field Effect Transistor

V DS. 100% UIS Tested 100% R g Tested

V DS -20V I D (at V GS =-4.5V) -5A R DS(ON) (at V GS = -1.8V) ESD protected SOT23 D G G

V DS. 100% UIS Tested 100% R g Tested SOIC-8 D

V DS. 100% UIS Tested 100% R g Tested

V DS R DS(ON) (at V GS =-2.5V)

AON V N-Channel AlphaMOS

V DS. ESD Protected 100% UIS Tested 100% R g Tested

V DS I D (at V GS =10V) R DS(ON) (at V GS =10V) < 2.6mΩ (< 2.4mΩ ) R DS(ON) (at V GS =6V) < 3.2mΩ (< 3.0mΩ ) 100% UIS Tested 100% R g Tested TO-263

AO V P-Channel MOSFET

V DS. Absolute Maximum Ratings T A =25 C unless otherwise noted Symbol Drain-Source Voltage 30 Gate-Source Voltage Continuous Drain T A =25 C V GS

AO V P-Channel MOSFET

AO4406 N-Channel Enhancement Mode Field Effect Transistor

AO4423/AO4423L 30V P-Channel MOSFET

V DS I D (at V GS =10V) R DS(ON) (at V GS =10V) < 6.0mΩ (< 5.7mΩ ) R DS(ON) (at V GS =6V) < 7.9mΩ (< 7.6mΩ ) 100% UIS Tested 100% R g Tested G S G

Transcription:

AO78 Dual PChannel Enhancement Mode Field Effect Transistor General Description The AO78 uses advanced trench technology to provide excellent R DS(ON), low gate charge, and operation with gate voltages as low as.8v, in the small SOT33 footprint. It can be used for a wide variety of applications, including load switching, low current inverters and low current DCDC converters. It is ESD protected to KV HBM. Features V DS (V) = V I D =.A (VGS=.5V) R DS(ON) < 5mΩ(V GS =.5V) R DS(ON) < 7mΩ(V GS =.5V) R DS(ON) < 95mΩ(V GS =.8V) Top View SC7L (SOT33) Bottom View Pin D D S D G 5 G G G D 3 S S S Pin Absolute Maximum Ratings T A =5 C unless otherwise noted Parameter Symbol Maximum DrainSource Voltage GateSource Voltage Continuous Drain Current A Pulsed Drain Current B Power Dissipation A T A =5 C T A =7 C T A =5 C T A =7 C Junction and Storage Temperature Range V DS V GS I DM P D T J, T STG ±8. I D.8 3.3.9 55 to 5 Units V V A W C Thermal Characteristics Parameter Symbol Typ Max Units Maximum JunctiontoAmbient A t s 3 5 C/W R θja Maximum JunctiontoAmbient A SteadyState C/W Maximum JunctiontoLead C SteadyState R θjl 3 35 C/W Rev 3: April 5 www.aosmd.com Page of 5

Electrical Characteristics (T J =5 C unless otherwise noted) Symbol Parameter Conditions Min Typ Max Units STATIC PARAMETERS BV DSS DrainSource Breakdown Voltage I D =5µA, V GS =V V I DSS Zero Gate Voltage Drain Current V DS =V, V GS =V T J =55 C 5 µa I GSS GateBody leakage current V DS =V, V GS =±8V ± µa V GS(th) Gate Threshold Voltage V DS =V GS I D =5µA.5..9 V I D(ON) On state drain current V GS =.5V, V DS =5V 3 A R DS(ON) V GS =.5V, I D =.A 5 mω T J =5 C 5 7 Static DrainSource OnResistance V GS =.5V, I D =.5A 5 7 mω V GS =.8V, I D =.A 7 95 mω g FS Forward Transconductance V DS =5V, I D =.A.7 S V SD Diode Forward Voltage I S =.5A,V GS =V.8 V I S Maximum BodyDiode Continuous Current. A DYNAMIC PARAMETERS C iss Input Capacitance pf C oss Output Capacitance V GS =V, V DS =V, f=mhz 7 pf C rss Reverse Transfer Capacitance pf R g Gate resistance V GS =V, V DS =V, f=mhz 7 Ω SWITCHING PARAMETERS Q g Total Gate Charge..8 nc Q gs Gate Source Charge V GS =.5V, V DS =V, I D =.A. nc Q gd Gate Drain Charge.35 nc t D(on) TurnOn DelayTime.5 ns D(on) t r TurnOn Rise Time V GS =.5V, V DS =V,.5 ns t D(off) TurnOff DelayTime R L =.7Ω, R GEN =3Ω 8. ns t f TurnOff Fall Time 5.5 ns t rr Body Diode Reverse Recovery Time I F =.A, di/dt=a/µs 3 ns Q rr Body Diode Reverse Recovery Charge I F =.A, di/dt=a/µs 3 nc A: The value of R θja is measured with the device mounted on in FR board with oz. Copper, in a still air environment with T A =5 C. The value in any a given application depends on the user's specific board design. The current rating is based on the t s thermal resistance rating. B: Repetitive rating, pulse width limited by junction temperature. C. The R θja is the sum of the thermal impedence from junction to lead R θjl and lead to ambient. D. The static characteristics in Figures to,, are obtained using 8 µs pulses, duty cycle.5% max. E. These tests are performed with the device mounted on in FR board with oz. Copper, in a still air environment with T A =5 C. The SOA curve provides a single pulse rating. THIS PRODUCT HAS BEEN DESIGNED AND QUALIFIED FOR THE CONSUMER MARKET. APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE. Rev 3: April 5 www.aosmd.com Page of 5

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS V V.5V V 3.5V 3 V DS =5V 5 5 C I D (A) 3V I D (A).5V V GS =.V 3 5.5.5.5 3 3.5.5 V DS (Volts) Fig : OnRegion Characteristics V GS (Volts) Figure : Transfer Characteristics R DS(ON) (mω) 9 8 7 5 V GS =.8V V GS =.5V V GS =.5V Normalized OnResistance... V GS =.8V I D =.A V GS =.5V I D =.5A V GS =.5V I D =.A 3 3.8 5 5 75 5 5 75 I D (A) Figure 3: OnResistance vs. Drain Current and Gate Voltage Temperature ( C) Figure : OnResistance vs. Junction Temperature 9.E 8 I D =.A.E R DS(ON) (mω) 7 5 5 5 I S (A).E.E3.E.E5 5 C 5 C 3 8 V GS (Volts) Figure 5: OnResistance vs. GateSource Voltage.E...8. V SD (Volts) Figure : BodyDiode Characteristics Rev 3: April 5 www.aosmd.com Page 3 of 5

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS 5 V DS =V I D =.A 5 C iss V GS (Volts) 3 Capacitance (pf) 5 C oss C rss..5..5. Q g (nc) Figure 7: GateCharge Characteristics 5 5 V DS (Volts) Figure 8: Capacitance Characteristics I D (Amps).... T J(Max) =5 C, T A =5 C R DS(ON) limited s s ms ms.s DC µs µs Power (W) 8 T J(Max) =5 C.. V DS (Volts) Figure 9: Maximum Forward Biased Safe Operating Area (Note E)... Pulse Width (s) Figure : Single Pulse Power Rating Junctionto Ambient (Note E) Z θja Normalized Transient Thermal Resistance. D=T on /T T J,PK =T A P DM.Z θja.r θja R θja =5 C/W In descending order D=.5,.3,.,.5,.,., single pulse P D T on T Single Pulse...... Pulse Width (s) Figure : Normalized Maximum Transient Thermal Impedance Rev 3: April 5 www.aosmd.com Page of 5

Gate Charge Test Circuit & Waveform Qg V Qgs Qgd Ig Charge Resistive Switching Test Circuit & W aveform s RL Rg 9% % td(on) t r t d(off) t f t on t off Diode Recovery Test Circuit & Waveforms Q = Idt rr Ig Isd L Isd I F di/dt I RM t rr Rev 3: April 5 www.aosmd.com Page 5 of 5